Memory Test and Repair Solution for ARM Processor Cores
White Paper
ABSTRACT
Many large systems-on-chip (SOC) designs today incorporate several third-party IP cores that cover a wide range of functionality. These cores often consist of high-performance embedded processors such as those available from ARM®. Highly optimized architectures and carefully tuned timing paths are required to achieve ever-increasing performance levels in these processors. Integrating design-for-test capabilities such as memory built-in self-test (BIST) and self-repair capabilities into these cores can affect performance levels because logic typically has to be inserted into functional paths.
Related Resources
Tessent Product Suite Overview
Technology Overview 04:11Tessent Product Suite Overview
Built on the foundation of the best-in-class test tools for each test discipline, Tessent® brings these solutions together in a powerful test platform that ensures total chip coverage.
The Defect-Free & High Yield DFT Solution for ARM...
On-demand Web Seminar 55:43The Defect-Free & High Yield DFT Solution for ARM IP
ARM and Mentor Graphics have teamed up to provide their partners with DFT flows to deliver ARM-based products to the market in a timely manner, free from manufacturing defects and together with a high yield.
Steve Pateras at DAC 2012
Technology Overview 05:44Steve Pateras at DAC 2012
Interview with Mentor Graphics' Steve Pateras at DAC 2012.
TAGS: DAC