Tessent Test Solutions: Advanced Solutions Covering Both the 2D and 3D Spaces - DAC 2012
Technology Overview
ABSTRACT
The growing adoption of 3D packages is driving new test needs like very low pre-packaged die escape rates, and new test access methods for stacked die in packages. Come to Mentor’s silicon test session to learn about 3D-IC testing, as well as test solutions for embedded and shared bus ARM memories, and new cell-aware testing techniques.
This video is compatible with iPhone,
iPad, & iPod Touch.
Tags
Go URL
Related Resources
Automated Test Creation for Mixed Signal IP using...
White PaperAutomated Test Creation for Mixed Signal IP using IJTAG
The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embedded IP, the new IEEE P1687 standard 1 is being...
TAGS: IC Design, IJTAG, JTAG, Tessent IJTAG
Tessent Product Suite Overview
Technology Overview 04:11Tessent Product Suite Overview
Built on the foundation of the best-in-class test tools for each test discipline, Tessent® brings these solutions together in a powerful test platform that ensures total chip coverage.
Tessent IJTAG - Technical Background
Technology Overview 13:33Tessent IJTAG - Technical Background
You would like to know more about IEEE P1687? In this presentation we look at the problems IEEE P1687 address, we look how it solves these problems elegantly, and which components of your design IEEE P1687...
TAGS: IEEE P1687, Tessent IJTAG