User Defined Fault Models
White Paper
ABSTRACT
This white paper describes the functionality of user defined fault models (UDFM), including gate exhaustive UDFM and cell-aware UDFM, and the effectiveness of lowering DPM in devices.
To achieve today's quality and defect-per-million (DPM) goals, high-quality testing must achieve very high defect coverage. Testing today typically consists of generating test patterns based on multiple fault models that emulate manufacturing defects. Commonly used fault models include stuck-at, bridging and transition.
With each step down in process node size, there are new defects introduced into the manufacturing process. Many of these defects may be detected via the existing fault models and test pattern generation methods, but there are cases where in order to maximize coverage, a new fault model needs to be created.
Related Resources
Automated Test Creation for Mixed Signal IP using...
White PaperAutomated Test Creation for Mixed Signal IP using IJTAG
The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embedded IP, the new IEEE P1687 standard 1 is being...
TAGS: IC Design, IJTAG, JTAG, Tessent IJTAG
Tessent Product Suite Overview
Technology Overview 04:11Tessent Product Suite Overview
Built on the foundation of the best-in-class test tools for each test discipline, Tessent® brings these solutions together in a powerful test platform that ensures total chip coverage.
Tessent IJTAG - Technical Background
Technology Overview 13:33Tessent IJTAG - Technical Background
You would like to know more about IEEE P1687? In this presentation we look at the problems IEEE P1687 address, we look how it solves these problems elegantly, and which components of your design IEEE P1687...
TAGS: IEEE P1687, Tessent IJTAG