Calibre

This course will teach you to effectively write and maintain Calibre nmDRC and nmLVS rule decks for your semiconductor processes. In this class, you will extensively study the Standard Verification Rule Format (SVRF) language used in Calibre rule decks. The lecture modules will guide you through the various concepts underlying state-of-the-art layout verification techniques and specific aspects of the Calibre toolset. Hands-on lab exercises will reinforce lecture topics and provide you with rule writing experience under the guidance of our industry expert instructors.

More upcoming dates (8 total)

5/21/13	Hsinchu City, TW
6/03/13	Bangalore, IN
6/11/13	Tempe, AZ
7/16/13	Fremont, CA
9/17/13	Marlborough, MA
10/06/13	Herzliya, IL
11/12/13	Tempe, AZ
1/14/14	Fremont, CA

Learn how to leverage the full power of Calibre nmDRC and Calibre nmLVS by attending the ‘Calibre Fundamentals: Performing DRC/LVS’ course. This course will teach you to effectively use Mentor Graphics Calibre nmDRDC and Calibre LVS software in your layout verification flow and will empower you to analyze DRC and LVS results successfully in coordination with a layout editor. The lecture modules will guide you through the various concepts underlying state-of-the-art layout verification techniques and specific aspects of the Calibre nmDRC and Calibre nmLVS toolset.

More upcoming dates (8 total)

5/29/13	Herzliya, IL
6/04/13	Fremont, CA
6/24/13	Online
8/20/13	Marlborough, MA
10/08/13	Munich, DE
10/08/13	Tempe, AZ
12/10/13	Fremont, CA
1/14/14	Tempe, AZ

This course will help you understand the wide breadth of problem areas addressed by Calibre PERC, including ESD, advanced ERC, multiple power domains, point-to-point resistance, and current density.

More upcoming dates (2 total)

5/30/13	Hsinchu City, TW
7/17/13	Tempe, AZ

Layout Versus Schematic (LVS) verification has always played a critical role in the IC design process. Calibre nmLVS continues to be the pre-eminent tool for this task. Recent Calibre enhancements have significantly extended the tool’s capabilities and have helped to streamline the LVS debugging task. This course will introduce you to all of these new features through a series of LVS case studies.

More upcoming dates (3 total)

6/11/13	Online
10/17/13	Munich, DE
12/17/13	Herzliya, IL

Calibre® eqDRC represents an important breakthrough in physical verification, making it possible for anyone performing design rule and LVS checks to truly do more with less.

More upcoming dates (5 total)

6/24/13	Singapore, SG
7/22/13	Tempe, AZ
8/04/13	Herzliya, IL
10/14/13	Munich, DE
2/05/14	Fremont, CA

This class teaches students how to create custom Calibre DRV scripts and batch files that can be used to analyze and manipulate layout data. This class also teaches students how to extend the Calibre DRV GUI to obtain user input, display results from running DRV scripts, and add menus and menu items to invoke the scripts they write in class. The course presents a number of practical examples that demonstrate how DRV scripting can be leveraged to improve the chip design process.

More upcoming dates (4 total)

7/09/13	Austin, TX
7/25/13	Tempe, AZ
10/01/13	Online
1/27/14	Fremont, CA

This course will help you unleash the powers of TVF to make your SVRF files more compact, easier to maintain, and more powerful. Using several examples, you will learn how to incorporate TVF functionality into your rule files to make writing SVRF rules easier.

More upcoming dates (3 total)

7/11/13	Hsinchu City, TW
8/07/13	Fremont, CA
1/13/14	Tempe, AZ

Starting with the 20nm processing node, the use of two masks to print a single layer becomes a requirement because of lithography issues. This course will help you understand the impact of double patterning on your designs and how to use Calibre to find and fix layout problems associated with this approach.

More upcoming dates (5 total)

7/11/13	Austin, TX
8/26/13	Online
10/22/13	Fremont, CA
12/03/13	Online
2/03/14	Fremont, CA

This course will help you understand the wide breadth of problem areas addressed by Calibre PERC, including ESD, advanced ERC, multiple power domains, layout point-to-point resistance, and layout current density. The course will introduce you to the use of this powerful tool and will provide a basic understanding of setting up and running Calibre PERC jobs. Calibre PERC concepts will be demonstrated through a collection of detailed case studies. Students will be able to explore Calibre PERC job options and debugging techniques through the use of hands-on lab exercises. The course includes a Calibre overview module for those students not familiar with Calibre applications.

More upcoming dates (1 total)

7/16/13

Tempe, AZ

This course presents the most in-depth coverage of these topics available, extending your knowledge base far beyond existing documentation. Attendees should see immediate ROI in terms of both ramp-up time with the Calibre xRC tools and effectiveness.

More upcoming dates (2 total)

7/18/13	Hsinchu City, TW
8/05/13	Fremont, CA

This course will teach you to analyze, compare, and manipulate layout data using Calibre DESIGNrev, Calibre’s state-of-the-art layout viewer.

More upcoming dates (1 total)

8/27/13

Herzliya, IL

Calibre Fundamentals: DFM Case Studies introduces you to the state-of-the-art tools and processes required for success when designing deep sub-micron integrated circuits.

More upcoming dates (1 total)

10/24/13

Fremont, CA