FPGA

This class teaches you to use HDL Designer Series effectively in your FPGA or ASIC design process. The lecture takes you through the HDL Designer Series design flow. This includes modeling the design with both graphics and text, generating HDL, and then simulating and animating the design to verify behavior.

More upcoming dates (2 total)

6/10/13	Herzliya, IL
11/10/13	Herzliya, IL

ModelSim / Questa Core: HDL Simulation teaches you to effectively use ModelSim / Questa Core to verify VHDL, Verilog, SystemVerilog, and mixed HDL designs. You will learn how ModelSim / Questa Core supports HDL behavioral simulations, and some basic concepts in the digital design flow. Hands-on lab exercises will reinforce lecture and discussion topics and provide you with extensive tool usage experience under the guidance of our industry expert instructors.

More upcoming dates (5 total)

6/20/13	Meudon, FR
7/16/13	Dallas, TX
8/20/13	Online
9/17/13	Fremont, CA
11/05/13	Herzliya, IL