OVM to UVM Transition
This course is for engineers who are familiar with the Open Verification Methodology (OVM) and would like to learn testbench development with the Universal Verification Methodology (UVM). Covered are the new and changed features of UVM from OVM. View course details ↓
Full instructor-led courses in a Mentor training facility, with complete course materials and access to classroom computers.
|Sep 22–23||Herzliya||9–5 PM
|Don't see the class you need? Request a class|
You will learn how to
- Use the features in UVM that are new or changed from OVM.
- Throughout this course, extensive hands-on lab exercises provide you with practical experience using Questa software and the UVM library.
SystemVerilog OVM training course or equivalent SystemVerilog & OVM experience.
|Course Part Number||