Tessent TestKompress and Advanced Topics

Categories: Tessent

This course introduces Embedded Deterministic Test (EDT™) technology and Tessent™ TestKompress® to engineers already familiar with Design-for-Test, but find that existing tools do not adequately deal with smaller (< 130 nm) geometries. It is especially targeted towards those engineers working with ASIC/IC/SOC design projects where pattern size or application time are issues. View course highlights ↓

Scheduled classes

Date Location Time Language Price
Jul 16–182013 Online 8–2 PM
PDT
English 1,600 USD Register
Jul 25–262013 Fremont California 9–5 PM
PDT
English 1,600 USD Register
Aug 20–212013 Austin Texas 9–5 PM
CDT
English 1,600 USD Register
Sep 17–182013 Tempe Arizona 9–5 PM
MST
English 1,600 USD Register
Sep 19–202013 Singapore Singapore 9–5 PM
SGT
English 1,500 USD Register
Sep 262013 Hsinchu City Taiwan 9:30–5:30 PM
CST
Mandarin 11,000 TWD Register
Sep 30–Oct 12013 Herzliya Israel 9–5 PM
IST
English 4,666 ILS Register
Oct 31–Nov 12013 Fremont California 9–5 PM
PDT
English 1,600 USD Register
Nov 12–132013 Austin Texas 9–5 PM
CST
English 1,600 USD Register
Don't see the class you need? Request a class

Course Highlights

You will learn how to

  • Access help and navigate documentation for Tessent TestKompress
  • Use Tessent TestKompress in three different IP generation flows
  • Perform EDT Automation with Tessent TestKompress
  • Compare compression results
  • Create Tessent TestKompress test patterns
  • Troubleshoot common DRC violations
  • Perform At-speed testing
  • Simulate test patterns and troubleshoot mismatches
  • Use Tessent TestKompress and Boundary Scan in the same flow

Hands-on labs

  • Integrating Tessent TestKompress into Gate-level, RTL-level, and Modular Design Flows
  • Exploring Tessent TestKompress Logic Features and Options
  • Understanding and Troubleshooting Common DRC Violations
  • Determining Compression and Performance
  • Using At-speed Testing
  • Debugging Simulation Mismatches
  • Using Tessent TestKompress with Boundary Scan
  • Graphically Viewing Data and Troubleshooting Common DRCs

Course Details

Prerequisites

A background in Design-for-Test

Tessent Scan and ATPG training course

Course Part Number
  • Instructor-led: 221302
  • Live online: 239702
Products Covered
Guides