Sign In
Forgot Password?
Sign In | | Create Account

Verilog Introduction

Categories: HDL & Other Languages, Questa & ModelSim

This course is intended for designers who are new to Verilog and who wish to become familiar with the language with a particular emphasis on writing RTL code for synthesis. View course details ↓

There are no classes for this course that are open for registration. Request a class

Course Highlights

You will learn how to

  • Avoid the common mistakes people make when first using Verilog
  • Correctly use blocking and non-blocking assignments.
  • Correctly model combinational and sequential hardware blocks
  • Write synthesizable RTL design descriptions
  • Structure and create testbenches to verify your RTL code

Hands-on labs

  • Correct usage of functions and tasks
  • How to describe bidirectional bus interfaces
  • Code a synthesizable RTL State machine

Course Information

Intended for

Design and Verification Engineers interested in Verilog


Familiarity with concepts of verification

Course Part Number
  • Classroom: 230367

Related courses

Recently viewed courses

Online Chat