Duration: 3 Days
Pricing: $2,100 USD
Course Part Number: 227425
Contact us for details about training at your site
Description
This intensive, practical course is intended for engineers familiar with SystemC who have an interest in learning about the SystemC Verification Library (SCV) and verification techniques using the library.
Detailed lab exercises help reinforce what is discussed during the lectures and provide you with extensive tool usage experience under the guidance of our industry expert instructors. Lab exercises are performed using QuestaSim.
You will learn how to
-
Approach functional verification using C++ and the SystemC SCV Library
-
Structure an object-oriented, configurable and reusable verification environment
-
Generate and apply constrained random stimulus
-
Perform mixed-language verification of VHDL and Verilog modules
-
Apply Transaction-based verification techniques
-
Apply the C++ Standard Template Library (STL) to assist verification
-
Create a reactive verification system which observes & tracks design response to automatically modify test activity
Hands-On Labs
Throughout this course, extensive hands-on lab exercises provide you with practical experience using the QuestaSim simulator. Hands-on lab topics include:
-
Using STL containers and algorithms
-
Transaction-based stimulus and response recording
-
Co-simulate with RTL components
-
Randomizing control flow
-
Creating and synchronizing dynamic concurrent processes
-
Constraint-driven stimulus with reactive feedback
Audience
