



Tessent™: Scan and ATPG

Student Workbook

© 1999-2011 Mentor Graphics Corporation
All rights reserved.

This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the proprietary information.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

RESTRICTED RIGHTS LEGEND 03/97

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

Contractor/manufacturer is:

Mentor Graphics Corporation

8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.

Telephone: 503.685.7000

Toll-Free Telephone: 800.592.2210

Website: www.mentor.com

SupportNet: supportnet.mentor.com/

Send Feedback on Documentation: supportnet.mentor.com/doc_feedback_form

TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: www.mentor.com/trademarks.

End-User License Agreement: You can print a copy of the End-User License Agreement from: www.mentor.com/eula.

Table of Contents

Module 1	
Basic Concepts	13
Objectives	13
Types of Test	14
Why Design-for-Test?	15
Testing for High Quality	16
DFT Overview	17
ATPG Logic Flow	18
Testing and Cost	19
What Is Testability?	20
Stuck-At Fault Model	22
Fault Models	23
At-Speed Fault Models: Transition and Path Delay	24
Multiple Detect (N-detect) ATPG	27
Embedded Multiple Detect (EMD) Flow	28
Layout-Aware Bridge Fault Model	29
Bridge Fault: Defect-Aware —Test Multiple Detection	30
IDDQ Fault Model	31
Scan Design	32
Scan Cell Types	33
Mux DFF Scan Cell	34
LSSD Scan Cell	35
Scan Chains	36
Scan Based Designs	37
DFT Design Flow	39
ATPG Flow	40
Insert Scan and Test Logic	41
ATPG	42
Tessent TestKompress	43
ATPG Accelerator	44
ATPG Accelerator Requirements	45
Overview: Tool Usage	46
Tessent TCL Interface	47
Accessing UNIX Commands From the Tool Command Line	48
Useful Tool and System Commands	49
Getting Help	50
Accessing SupportNet Material	51
Customer Support	52
Lab 1: Exploring the Help System	54

Module 2	
ATPG Flow	55
Objectives	55
Full DFT Flow	56
DFT Library	57
Creating a DFT Library	59
Automatic Generation of DFT Libraries	60
Command Syntax and Structure	61
ATPG Tool Flow With Commands	62
Invoking Tessent FastScan	63
Invoking Tessent TestKompress in ATPG Mode	64
Black Boxes	66
Auto Black Boxing for Incomplete Netlists	67
Black Box Examples	68
ATPG Setup	69
SETUP	71
ATPG in a DC Scan Insertion Flow	77
ATPG Setup Files	78
Basic Input Constraints for ATPG	79
Basic Mux-D Scan Chain with Commands Defining ATPG	80
ATPG Setup Dofile	81
Test Procedure File	82
Elements of Scan Timeplates	84
Procedures	85
Sequence of Cycles for Structured Test — Mux D	86
Load_Unload and Shift Procedures	87
DRC (Tessent FastScan or Tessent TestKompress)	88
DRC Basics	89
Types of DRCs	91
Impact of DRCs	93
Configuration	94
Adding NOfaults	95
Generate Patterns	96
Create Patterns	97
Save Results	98
Saving Test Patterns	99
Lab 2: Generating Test Patterns	100
Module 3	
DFTVisualizer	101
Objectives	101
DFTVisualizer Debugging Environment	102
DFTVisualizer Windows	103
Troubleshooting a DRC Violation in DFTVisualizer	106
Troubleshooting a DRC Violation in the Debug Window	108
Adding an Instance to the Design Window	109
Expand Design Cells to Examine Content Details	110
Primitive Level Highlights	111

Table of Contents

Set Gate Level Primitive	112
Reporting Fault Status	113
Constraint Reporting	114
Adding Test Procedure Values to the Debug Window	115
Tracing Back to a DRC Violation X Source	116
Tracing Down a Level of Hierarchy in the Design Window	117
The Data Window	118
The Data Window and the Format Guide Window	119
The Data Window With Clock Cone Information	120
The Browser and Signals Window	121
The Browser: Hierarchy View	122
The Browser: Library View	123
The Browser: Clocks View	124
View Selected Instances From Browser to Debug Window	125
The Browser Window With Test Coverage Information	126
The Browser Window With Fault Coverage	127
Viewing DRC Violation D5 in the Browser Window	128
The Wave Window	129
Summary	130
Lab 3: Using DFTVisualizer to Troubleshoot a T3 DRC Violation	132

Module 4

Understanding ATPGMessaging	133
Objectives	133
ATPG Process	134
Control and Observe Test Cube	136
Fault Locations	137
Add NoFaults — Fault Exclusion	138
Add Faults — Fault Inclusion	139
Detected Faults	140
Possible Detected Fault (PT,PU)	141
Untestable Faults (RE)	142
Understanding the Logfile	143
Logfile Overview	144
ATPG Reporting	149
Calculating Testability	150
Special Messages in ATPG Reporting	151
Test Coverage Reporting	152
Test Coverage Reporting: Fault Collapsing	157
Pattern Index Report	159
Reporting States for a Pattern	160
Pattern Report for Clock Sequential Pattern	161
Determination of Tied Conditions	162
Determining the Cause of Undetected Faults	164
Lab 4: Understanding ATPG Messaging	167

Module 5	
Understanding Test Pattern Generation	169
Objectives	169
Initial ATPG Run	170
Using an External Fault List	171
ATPG Test Pattern Types	172
ATPG Expert	174
Basic Scan Patterns	175
Basic Scan Pattern Operation	177
Clock Sequential Patterns	184
Clock Sequential Pattern Operation	188
Black Boxed or Bypassed	195
Transition Tests Need for Known States	196
Structured Test With RAMs	197
Elements of a RAM	198
Data Pin Fault Detection	199
Address Fault Detection	202
Typical RAM Embedding	207
RAM Sequential Patterns	208
RAM Sequential Patterns Example: Tests for Stuck-At-0 at the Output of U1	212
RAM Sequential Pattern Operation	213
Multi Load Patterns	217
Multi Load Patterns Example	219
Clock Primary Output Patterns	221
MacroTest Patterns	223
MacroTest	224
Generate Optimum Test Patterns Automatically	225
Report Patterns	226
Test Pattern Type Summary	227
Saving Patterns	228
Reuse and Debugging	229
Reuse and Debugging: ASCII and Binary Formats	230
Reuse and Debugging: Reading ASCII Files Back Into Tessent FastScan or Tessent TestKompress	231
Time-Based Verification	232
Verification of Pattern Formats	234
Manufacturing Test Patterns	235
Lab 5: Understanding Test Pattern Generation	236
Module 6	
Testing for High Quality	237
Objectives	237
Quality and Cost	238
Quality	239
Cost	240
Addressing Memory Limitations in the Tester	241
ATE Characteristics	242
At-Speed ATPG	243

Table of Contents

The Transition Fault Model	245
The Transition Fault Model: Timing-Aware ATPG	246
The Path Delay Fault Model	248
At-Speed Test: Named Capture Procedures	249
At-Speed Timing With On-Chip PLL	251
Condition Statement Easy Specification of PLL Control	252
Some PLL Support Commands	253
Real On-Chip PLL Example	254
Named Capture Procedure Rules	255
Debugging Named Capture Procedures	256
At-Speed ATPG: Internal Clock Control	257
Per-Cycle Clock Control	258
Sequence Clock Control	259
User Control	260
ATPG Cycle Definitions	261
Example: Per-Cycle Clock	262
Example: Multi-Cycle Clock	263
Example: Internal Clock Control Definition	264
Example: ATPG_SEQUENCE	267
External Clock Operation	268
Restrictions	269
At-Speed Test	270
Transition Fault Patterns	276
Creating Transition Fault Patterns: Launch-Off Shift	277
Creating Transition Fault Patterns: Broadside	278
Timing for At-Speed Test	279
Testing Multicycle Paths	280
False Paths	282
Path Delay Pattern Flow	285
Path Delay Patterns	286
Path Definition Files	287
Creating Path Delay Patterns	288
Optimizing Quality and Cost	289
IDDQ Patterns	290
Selecting IDDQ Patterns	291
Creating IDDQ Patterns	292
Lab 6: Testing for High Quality	293
Module 7	
Troubleshooting Low Test Coverage	295
Objectives	295
Sources of Low Coverage	296
Troubleshooting Areas of Low Coverage	297
Use DFTVisualizer to Troubleshoot Low Coverage	298
DFTVisualizer Browser Window	299
Displaying Test Coverage in the Browser Window: Hierarchy Tab	300
Coverage Metrics in the Browser Window: Hierarchy Tab	301
Coverage Metrics in the Browser Window: Library Tab	303

Coverage Metrics in the Browser Window: Clocks Tab	304
Assessing the Problem	305
Faults Classified as ATPG Untestable	309
Faults Classified as Undetectable	310
Aborted Faults	311
Addressing Aborted Faults	312
Bus Contention	315
Addressing Bus Contention	316
Types of Bus Contention	318
Debugging Bus Contention	319
Debugging Bus Contention With DFTVisualizer	320
TieX, Tie0, Tie1 (D5)	322
Fault-By-Fault AU Debugging: Set Gate Report Command	323
Set Gate Report Constrain_Value Command in DFTVisualizer	325
Analyzing DRC Violations: Commands	326
Analyzing DRC Violations: Commands in DFTVisualizer	328
State Stability	330
The Need for State Stability Analysis	331
Fault-By-Fault Debugging: Report Faults Command	332
Fault-By-Fault UC Debugging: Analyze Fault Command	333
Analyze Faults in DFTVisualizer	334
Show Statistics in DFTVisualizer	335
Report Faults in DFTVisualizer	336
Fault-By-Fault UC Debugging: Report Test Stimulus Command	339
Lab 7: Troubleshooting Areas of Low Test Coverage	340
Module 8	
Troubleshooting Test Patterns	341
Objectives	341
Common DRC Rules	342
Analyzing DRC Violations: Commands	343
Analyzing DRC Violations: Commands in DFTVisualizer	345
Analyzing DRC Violations: Report Gates Command	347
Clocks	349
Clock Cones	350
Effect Cones	351
Both Cones	352
Clock Rules: C1	353
Clock Rules: C3	354
Clock Rules: C4	355
Clock Rules: C6	356
DRC Violations: C1	357
DRC Violations: C3	359
Event Simulation	360
Setting Event Simulation	361
Handling C1 Violations	362
Handling C3 and C4 Violations	363
Handling C6 Violations	364

Table of Contents

Data Rules: D5	366
Data Rules: D6	367
Debugging D5 and D6 Violations	368
Handling D5 and D6 Violations	370
DRC Rule E4: Scan Procedure (Bus Contention)	371
General E4 Debugging Steps	372
Debugging E4 Violations: Commands	373
Design Rule E4 Example	374
Handling E4 Violations	376
DRC Rule E10: Scan Procedure (Bus Contention)	377
Handling E10 Violations	378
Scan Chain Trace Rules: T3, T4, and T5	379
Scan Chain Trace Rules: T3	380
Scan Chain Trace Rules: T5	381
Common Causes of T3, T4, and T5 Errors	382
Debugging T3, T4, and T5 Violations	383
State Stability	384
The Need for State Stability Analysis	385
Testbenches	386
Serial Testbench	387
Parallel Testbench	388
Debugging Simulation Mismatches	389
DRC Violations: Simulation Mismatches	390
When, Where, and How Many Mismatches	391
Mismatch Symptoms	392
Clock Skew Problems	393
Timing Violations	394
Library Problems	395
Analyze Simulation Mismatches	396
Automatic Simulation Mismatch Analysis Flow	397
Report Mismatch Sources Command	398
Troubleshooting Tips	399
Debugging Serial Simulation Mismatches: Chain Test	400
Clock Skew in Chain Test	401
Lab 8: Troubleshooting Test Patterns	402
Module 9	
Compression Techniques	403
Objectives	403
Understanding the ATPG Process	404
Standard Test Application Process	405
ATPG-Based Compression Techniques	406
Static Compression	407
Dynamic Compression	408
Clock Domain Analysis and Clock Merging	409
Multiple Clock Capture Per Pattern	410
ATPG Create Patterns Command	411
Balanced Scan Chains	413

Short Scan Chains	414
Embedded Deterministic Test (EDT)	415
Basic Terminology	416
Data Volume and Test Application Time	417
EDT Reduces Test Data Volume and Application Time	418
ATPG With EDT	419
EDT Test Application Process	420
Example Results of EDT	421
EDT Decompressor Logic with XPress Compactor	422
The Decompressor	423
Test Pattern Decompression	424
The Compactor	425
Tessent TestKompres	426
Tessent TestKompres Flows and Usage	427
EDT Logic Creation	428
Default Flow: Post-Core-Synthesis With Wrapper	429
Summary: ATPG and EDT	430
Lab Exercise 9: TestKompres Internal RTL Flow	431
Module 10	
Additional Test Methodologies and Topics	433
Objectives	433
Testing an Embedded Block	434
Embedded Blocks	435
Testing Embedded Blocks	437
The Tessent FastScan MacroTest Flow	438
Tessent FastScan MacroTest Example	439
Tessent FastScan MacroTest Features	440
At-Speed Test Using Tessent FastScan MacroTest	441
Invoking Multiple Macros	442
Tessent FastScan MacroTest Commands	443
Course Summary	444
Related Courses	447
Products: Tessent Silicon and Yield Analysis	448
Lab 10: Exploring Advanced Test Methodologies	450
Appendix A	
Scan Insertion and Configuration	451
Objectives	451
DFTAdvisor Tool Flow: An Overview	452
Invoking DFTAdvisor	453
DFTAdvisor Tool Flow With Commands	455
Scan Methodology: Scan Cells	456
SETUP	457
Scan/Test Logic Configuration	460
Set Test Logic Configuration	461
Adding Test Logic	463
Set Test Logic Configuration (Defining Non-Scan Areas)	465

Table of Contents

Design Rule Checking (DRC)	466
Scan Specific DRCs	467
Scan Identification	468
Scan/Test Logic Insertion	469
Write Results	471
Scan Methodology: Full Scan	472
Scan Methodology: Full Scan versus Partial Scan	473
Scan Methodology: DFT Library and Scan Identification	474
Test Logic	476
Test Logic: Defining Library Models	479
Pins	480
Fault Locations	481
Defining Pins	482
Clocks	485
Multiple Clock Issues	486
Multiple Clocks: Minimizing Clock Skew	488
Multiple Clocks	489
Multiple Clocks: Merging Clock Edges	490
Multiple Clocks: Merging Different Clocks	491
Multiple Clocks: Using Lockup Latches	492
Balancing Scan Chains	493
Scan Chain Ordering and Stitching	495
Scan Chain Ordering and Stitching Flow	496
Scan Cell Configuration After Ripup	497
Scan Chain Stitching: Stitching Existing Scan Cells	498
Lab 11: Configuring Scan Chains/Test Logic	499