



# **Tessent™ TestKompress® and Advanced Topics Student Workbook**

---

**© 2001-2011 Mentor Graphics Corporation  
All rights reserved.**

This document contains information that is trade secret and proprietary to Mentor Graphics Corporation or its licensors and is subject to license terms. No part of this document may be photocopied, reproduced, translated, distributed, disclosed or provided to third parties without the prior written consent of Mentor Graphics.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

#### **RESTRICTED RIGHTS LEGEND 03/97**

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

**Contractor/manufacturer is:**

Mentor Graphics Corporation

8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.

Telephone: 503.685.7000

Toll-Free Telephone: 800.592.2210

Website: [www.mentor.com](http://www.mentor.com)

SupportNet: [supportnet.mentor.com/](http://supportnet.mentor.com/)

Send Feedback on Documentation: [supportnet.mentor.com/doc\\_feedback\\_form](http://supportnet.mentor.com/doc_feedback_form)

**TRADEMARKS:** The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: [www.mentor.com/trademarks](http://www.mentor.com/trademarks).

**End-User License Agreement:** You can print a copy of the End-User License Agreement from: [www.mentor.com/eula](http://www.mentor.com/eula).

# Table of Contents

---

<b>Module 1</b>	
<b>Tessent TestKompress Basics</b> .....	<b>11</b>
Objectives .....	11
What Is Tessent TestKompress? .....	12
What Is EDT? .....	13
Why Tessent TestKompress? .....	14
How Does Tessent TestKompress Impact the Design? .....	15
Tessent TestKompress User Interface .....	16
Compression Logic Terminology .....	17
Traditional ATPG Test Application .....	18
Tessent TestKompress Application .....	19
ATPG versus EDT .....	20
ATPG With Standard Scan .....	23
ATPG With EDT .....	24
Tessent TestKompress Logic Options .....	25
Tessent TestKompress Logic Placement .....	26
External Logic Placement .....	27
Internal Logic Placement .....	28
Tessent TestKompress Logic Output Files .....	29
Sharing Tessent TestKompress Pins .....	31
Tessent TestKompress Control Signals .....	32
Basic Tessent TestKompress Logic Architecture .....	33
The Decompressor .....	34
Decompressor Logic with XPress Compactor .....	35
Test Pattern Decompression .....	36
Scan Chain Masking .....	37
Scan Chain Masking — Solution .....	38
Fault Aliasing .....	39
Fault Aliasing — Solution .....	40
Initialization Cycles .....	41
The Xpress Compactor .....	43
The Basic Compactor .....	46
Bypass Logic .....	48
Lockup Cells .....	50
Pipeline Stages .....	51
Very High-Speed Test — Using Pipelines to Reduce Test Application Time .....	53
Example: Location of Lockup Cells .....	54
Getting Help .....	55
Accessing SupportNet Material .....	56
Customer Support .....	57
Summary .....	59
Lab 1: Exploring the UI and Help System .....	60

**Module 2**

<b>Tessent TestKompress Integration Flows.....</b>	<b>61</b>
Objectives .....	61
Tessent TestKompress Operating Modes .....	62
Logic Creation Commands .....	63
Gate-Level Flow: External Logic .....	66
Scan Chain Insertion .....	68
Tessent TestKompress Logic Creation .....	70
Synthesize Tessent TestKompress Logic .....	72
Test Pattern Generation .....	74
Run Tessent TestKompress in Bypass Mode .....	76
Lab 2: Exercise 1 — Gate-Level External Flow .....	78
Gate-Level Flow: Internal Logic .....	79
Synopsys DC-Based EDT Logic Insertion .....	80
TestKompress-Based EDT Logic Insertion.....	82
Gate-Level Netlist Without Wrapper.....	85
Gate-Level Flow: Internal Logic Creation.....	86
Scan Chain Insertion .....	87
Tessent TestKompress Logic Creation Insertion.....	89
Synthesize Tessent TestKompress Logic .....	91
DC Synthesis Script: created_dc_script.scr .....	92
Create Test Patterns .....	95
Lab 2: Exercise 2 — Gate-Level Internal Flow.....	97
RTL Level Without Wrapper Flow .....	98
RTL-Level Logic Creation Without Wrapper .....	99
Create Skeleton Design Input File .....	100
Create_skeleton_design Inputs and Outputs .....	101
Create a Design Interface File .....	102
Run the create_skeleton_design Utility .....	103
Create Tessent TestKompress Logic .....	104
Design, Integrate, and Synthesize Design .....	106
Tessent TestKompress Pattern Generation .....	107
Tessent TestKompress Pattern Generation: Created_edt.dofile .....	110
Flattened Net Names in Dofiles.....	111
Tessent TestKompress Pattern Generation: Created_edt.testproc File .....	112
Compressed Test Pattern Generation.....	113
Uncompressed Test Pattern Generation (Bypass) .....	114
Test Pattern Generation: Created_bypass.dofile .....	115
Test Pattern Generation: Created_bypass.testproc .....	116
Uncompressed Test Pattern Generation (Bypass) .....	117
Saving Test Patterns.....	118
Summary .....	120
Lab 2: Exercise 3 — RTL-Level Internal Flow.....	121
Lab 3: Tessent TestKompress Logic Options (Optional) .....	122

**Module 3**

<b>Design Rule Checking (DRC) .....</b>	<b>123</b>
Objectives .....	123

## Table of Contents

---

Tessent TestKompress “K” Design Rule Checks .....	124
K19 Design Rule Check .....	125
Using Gate Reporting: Simple Case .....	127
Gate Reporting: Complex Case .....	128
Report Gates Output .....	129
K20 Design Rule Check .....	130
K21 Design Rule Check .....	132
K22 Design Rule Check .....	133
Possible DRC Error Causes .....	135
Summary: Troubleshooting K19 and K22 Violations .....	137
Inverted Signals .....	138
EDT Finder .....	142
EDT Finder Usage .....	143
EDT Finder F Rules .....	144
EDT Finder F Rules in DFTVisualizer .....	148
Report EDT Finder .....	149
Design Rule Checking: More Information .....	151
Summary .....	152
Lab 4: Tessent TestKompress Design Rule Checking (DRC) .....	153
<b>Module 4</b>	
<b>Pattern Simulation Mismatch Debugging .....</b>	<b>155</b>
Objectives .....	155
Pattern Simulation and Mismatch Debug .....	156
Analyze Simulation Mismatches .....	157
Automatic Simulation Mismatch Analysis Flow .....	158
Simulation Mismatch Debugging .....	159
Saving Pattern Files for Simulation Mismatch Debugging .....	160
Pattern Reordering .....	161
Why No Reordering After Saving Patterns .....	162
Summary .....	165
Lab 5: Automatic Pattern Simulation Mismatch Analysis .....	166
<b>Module 5</b>	
<b>Maximizing Performance .....</b>	<b>167</b>
Objectives .....	167
Maximizing Performance .....	168
Evaluating Performance .....	169
Improving Performance Through Analysis .....	171
Compression Analyzer .....	172
Compression Analyzer Examples .....	173
Modular EDT Compression Analyzer Example .....	174
Compression Analyzer Procedure .....	175
Test Application Time and Test Data Volume .....	177
Resolving Performance Issues — Compression .....	178
Summary .....	179
Lab 6: Tessent TestKompress Compression and Performance .....	180

**Module 6**

<b>Modular Tessent TestKompress</b> .....	<b>181</b>
Objectives .....	181
Top-Level Netlist With Modular Tessent TestKompress .....	182
Benefits of Modular Tessent TestKompress .....	183
Modular Flow Commands .....	184
Modular Tessent TestKompress Flow .....	186
Top-Level File Integration .....	188
Example: Top-Level Dofile .....	189
Example: User Integrated Dofile .....	190
Example: Top-Level Test Procedure File Timeplate .....	192
Example: Top-Level Test Procedure File Load_unload .....	193
Example: Top-Level Test Procedure File Shift .....	194
Example: Top-Level Test Procedure File Test_setup and Capture .....	195
Modular Tessent TestKompress Rules .....	196
Summary .....	197
Lab 7: Modular Tessent TestKompress Flow .....	198

**Module 7**

<b>Advanced Topics</b> .....	<b>199</b>
Objectives .....	199
Advanced Logic Configuration Commands .....	200
Advanced Tessent TestKompress Configuration Rules .....	201
Example: User-Defined Scan Chain Connections .....	202
Test Compression With Minimal I/O .....	204
Motivations for Low Pin Count Test .....	206
Broadcasting Stimuli to Identical Blocks .....	207
Dual Tessent TestKompress Configurations .....	208
Dual Configuration Tessent TestKompress Logic .....	209
Scan_Clock Reuse for EDT_Clock .....	210
Example: SCAN_Clock Reuse for EDT_Clock .....	211
Set EDT Clock to Pulse Before Scan Shift Clocks .....	212
Creating Path Delay Patterns .....	213
Creating Launch-Off Shift Transition Patterns .....	214
Example: Scan_Clock Reuse for EDT_Clock With PLL .....	216
At-Speed Timing With On-Chip PLL — Reduces Tester Clocking Requirements .....	217
Condition Statement — Easy Specification of PLL Control .....	218
Multiple Fault Model Flow Overview .....	219
Lab 8: At-Speed Testing With Tessent TestKompress .....	220
Mentor Graphics Full-Flow DFT .....	221
At-Speed Tessent FastScan MacroTest .....	222
Tessent TestKompress and Boundary Scan .....	224
Generating Boundary Scan .....	225
Summary .....	228
Lab 9: Boundary Scan and Tessent TestKompress .....	229

**Appendix A**

## Table of Contents

---

<b>DFTVisualizer</b> .....	<b>231</b>
Objectives .....	231
DFTVisualizer Debugging Environment .....	232
DFTVisualizer Windows .....	233
Troubleshooting a DRC Violation in DFTVisualizer .....	236
Troubleshooting a DRC Violation in the Debug Window .....	238
Adding an Instance to the Design Window .....	239
Expand Design Cells to Examine Content Details .....	240
Primitive Level Highlights .....	241
Set Gate Level Primitive .....	242
Reporting Fault Status .....	243
Constraint Reporting .....	244
Adding Test Procedure Values to the Debug Window .....	245
Tracing Back to a DRC Violation X Source .....	246
Tracing Down a Level of Hierarchy in the Design Window .....	247
The Data Window .....	248
The Data Window and the Format Guide Window .....	249
The Data Window With Clock Cone Information .....	250
The Browser and Signals Window .....	251
The Browser: Hierarchy View .....	252
The Browser: Library View .....	253
The Browser: Clocks View .....	254
View Selected Instances From Browser to Debug Window .....	255
The Browser Window With Test Coverage Information .....	256
The Browser Window With Fault Coverage .....	257
Viewing DRC Violation D5 in the Browser Window .....	258
The Wave Window .....	259
Summary .....	260
Lab 3: Using DFTVisualizer to Troubleshoot a T3 DRC Violation .....	262
<b>Appendix B</b>	
<b>Supplemental ATPG and EDT Topics</b> .....	<b>263</b>
Objectives .....	263
ATPG Functions on Models .....	264
Virtual Scan .....	265
Calculating Compression Ratio .....	268
TestKompress Control Fill Rate .....	269
Decompressor — General Information .....	270
Ring Generator .....	271
Report EDT Configuration .....	272
Test Pattern Decompression .....	273
Scan Chain Lockup Latch .....	274
Lockup Cells .....	275
EDT Bypass and Lockup Determination .....	276
Set EDT ON -COMpactor_type Basic .....	277
Set EDT ON -COMpactor_type XPress .....	278
Chain Test Patterns .....	279
Consequence of Severely Unbalanced Chain Lengths .....	280

Set EDT On .....	281
Set EDT On -pulse_edt_before_shift_clocks .....	288
Set EDT On -Force_1hot_masking .....	289
Set EDT ON -Pipeline_logic_levels_in_compactor .....	290
K Design Rule Checks .....	291
Sources of TestKompress DRC Failures .....	292
F10 Mismatch With the Number of Scan Chains .....	293
Cell Masking .....	294
Chain Masking .....	295
<b>Appendix C</b>	
<b>Low Pin Count Test .....</b>	<b>297</b>
Objectives .....	297
Low Pin Count Testing .....	298
Motivations for LPCT .....	299
Top Level Routing Congestion .....	300
Low Channel TestKompress .....	301
Cost of Channel Reduction .....	302
TestKompress Standard Pin Test Access .....	303
Overlapping use of Scan Clock with EDT Clock .....	304
Low Pin Count Test Access .....	305
Internally Generated EDT SignalsOverview .....	306
Tessent TestKompress Three Pin ControllerOverview .....	307
Three Pin Controller .....	308
Three Pin Controller: Test Sequence Detector .....	309
Three Pin Controller: Test Configuration Data Register .....	310
Three Pin Controller: Finite State Machine .....	312
Low Pin Count Controller Type 1 .....	313
Low Pin Count Controller Type 2 .....	314
Low Pin Count Controller Type 3 .....	315
<b>Appendix D</b>	
<b>Low Power ATPG .....</b>	<b>317</b>
Objectives .....	317
Low Power ATPG .....	318
Control and Observe Test Cube .....	319
Low Power Load With Direct Access: Reducing Switching Activity During Test .....	320
Load and Capture Toggle Minimization .....	321
Limiting Switching During Capture .....	322
Basic Usage Flow for Low Power EDT .....	323
Low Power Decompressor .....	324
EDT Power Control Block Diagram .....	325
Load/Response Shift Switching Activity .....	326
ATPG Low Power DRC .....	327
ATPG Low Power DRC Rules: Tool Usage .....	328
Low Power Design ATPG Strategies .....	329
Power Reporting .....	330
New Options for Reporting Power Metrics .....	331

## Table of Contents

---

New Options for Reporting Power Metrics .....	332
Power Aware Test Flow .....	333