



Tessent™: Scan and ATPG

Student Workbook

© 1999-2009 Mentor Graphics Corporation
All rights reserved.

This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the proprietary information.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

RESTRICTED RIGHTS LEGEND 03/97

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

Contractor/manufacturer is:

Mentor Graphics Corporation
8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.
Telephone: 503.685.7000
Toll-Free Telephone: 800.592.2210
Website: www.mentor.com
SupportNet: supportnet.mentor.com/

Send Feedback on Documentation: supportnet.mentor.com/user/feedback_form.cfm

TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: www.mentor.com/terms_conditions/trademarks.cfm.

End-User License Agreement: You can print a copy of the End-User License Agreement from: www.mentor.com/terms_conditions/enduser.cfm.

Table of Contents

Module 1	
Basic Concepts	11
Objectives	11
Types of Test	12
Why Design-for-Test?	14
Testing and Cost	15
What Is Testability?	17
Stuck-At Fault Model	19
Fault Models	21
At-Speed Fault Models: Transition and Path Delay	23
IDDQ Fault Model	27
Layout-Aware Bridge Fault Model	29
Bridge Fault: Defect-Aware —Test Multiple Detection	31
Scan Design	33
Scan Cell Types	35
Mux DFF Scan Cell	36
LSSD Scan Cell	37
Scan Chains	38
Scan Based Designs	39
DFT Design Flow	41
ATPG Flow	42
Insert Scan and Test Logic	43
ATPG	44
Tessent TestKompress	45
ATPG Accelerator	46
ATPG Accelerator Requirements	47
Timing-Aware ATPG	48
Basic TCL Scripting	50
Accessing UNIX Commands From the DFT Command Line	51
Useful Tool and System Commands	52
Getting Help	53
Accessing SupportNet Material	54
Customer Support	55
Lab 1: Exploring the Help System	57
Module 2	
ATPG Flow	59
Objectives	59
Full DFT Flow	60
DFT Library	61
Creating a DFT Library	63
Automatic Generation of DFT Libraries	65

Command Syntax and Structure	66
ATPG Tool Flow With Commands	67
Invoking Tessent FastScan	68
Invoking Tessent TestKompress in ATPG Mode	69
ATPG Setup	71
Auto Black Boxing for Incomplete Netlists	74
Black Boxes	76
Black Box Examples	77
SETUP	78
ATPG in a DC Scan Insertion Flow	82
ATPG Setup Files	83
ATPG Setup Dofile	84
Test Procedure File	85
Elements of Scan Timeplates	87
Procedures	88
Sequence of Cycles for Structured Test — Mux D	89
Load_Unload and Shift Procedures	90
DRC (Tessent FastScan or Tessent TestKompress)	91
DRC	92
DRC Basics	93
Types of DRCs	96
Tracing Back to the X Source With DFTVisualizer	98
View Design Elements in Fixed Design	103
Configuration	104
Generate Patterns	106
Create Patterns	107
Save Results	108
Saving Test Patterns	109
Lab 2: Generating Test Patterns	110
Module 3	
Scan Insertion and Configuration	111
Objectives	111
DFTAdvisor Tool Flow: An Overview	112
Invoking DFTAdvisor	114
DFTAdvisor Tool Flow With Commands	117
Scan Methodology: Scan Cells	120
SETUP	122
Scan/Test Logic Configuration	126
Set Test Logic Configuration	127
Adding Test Logic	130
Set Test Logic Configuration (Defining Non-Scan Areas)	134
Design Rule Checking (DRC)	135
Scan Specific DRCs	136
Scan Identification	137
Scan/Test Logic Insertion	139
Write Results	142
Scan Methodology: Full Scan	143

Table of Contents

Scan Methodology: Full Scan versus Partial Scan	144
Scan Methodology: DFT Library and Scan Identification	145
Test Logic	147
Test Logic: Defining Library Models	150
Pins	152
Fault Locations	153
Defining Pins	154
Clocks	157
Multiple Clock Issues	158
Multiple Clocks: Minimizing Clock Skew	160
Multiple Clocks	161
Multiple Clocks: Merging Clock Edges	162
Multiple Clocks: Merging Different Clocks	163
Multiple Clocks: Using Lockup Latches	164
Balancing Scan Chains	165
Scan Chain Ordering and Stitching	167
Scan Chain Ordering and Stitching Flow	168
Scan Cell Configuration After Ripup	170
Scan Chain Stitching: Stitching Existing Scan Cells	171
Lab 3: Configuring Scan Chains/Test Logic	172
Module 4	
Understanding ATPGMessaging	173
Objectives	173
Messages at Invocation	174
Messages at Invocation: Warnings	175
DRC Messaging	176
ATPG Reporting	179
Special Messages in ATPG Reporting	181
Test Coverage Reporting	182
Test Coverage Reporting: Fault Collapsing	187
Determining the Cause of Undetected Faults	189
Lab 4: Understanding ATPG Messaging	192
Module 5	
Achieving High Test Coverage	193
Objectives	193
ATPG Run	194
Using an External Fault List	196
Adding NOfaults	197
ATPG Test Pattern Types	198
Basic Scan Patterns	199
Basic Scan Pattern Operation	201
Clock Sequential Patterns	208
Clock Sequential Pattern Operation	213
RAM Sequential Patterns	220
RAM Sequential Patterns Example: Tests for Stuck-At-0 at the Output of U1	224
RAM Sequential Pattern Operation	225

Multi Load Patterns	229
Multi Load Patterns Example	232
Generate Optimum Test Patterns Automatically	234
MacroTest Patterns	235
MacroTest	237
Clock Primary Output Patterns	238
Test Pattern Type Summary	240
Saving Patterns	241
Reuse and Debugging	242
Reuse and Debugging: ASCII and Binary Formats	243
Reuse and Debugging: Reading ASCII Files Back Into Tessent FastScan or Tessent TestKompress	244
Time-Based Verification	246
Verification of Pattern Formats	248
Manufacturing Test Patterns	249
Lab 5: Increasing Test Coverage With Patterns	250
Module 6	
Testing for High Quality	251
Objectives	251
Quality and Cost	252
Quality	253
Cost	254
Addressing Memory Limitations in the Tester	255
ATE Characteristics	256
At-Speed ATPG	257
The Transition Fault Model	259
The Path Delay Fault Model	260
At-Speed Test: Named Capture Procedures	262
Named Capture Procedure Rules	264
At-Speed Timing With On-Chip PLL	265
Condition Statement Easy Specification of PLL Control	267
Some PLL Support Commands	268
Real On-Chip PLL Example	269
Debugging Named Capture Procedures	270
At-Speed Test	271
Transition Fault Patterns	277
Creating Transition Fault Patterns: Launch-Off Shift	279
Creating Transition Fault Patterns: Broadside	280
Timing for At-Speed Test	281
Path Delay Pattern Flow	283
Path Delay Patterns	284
Path Definition Files	285
Creating Path Delay Patterns	288
Optimizing Quality and Cost	289
IDDQ Patterns	290
Selecting IDDQ Patterns	291
Creating IDDQ Patterns	293

Table of Contents

Lab 6: Testing for High Quality	294
Module 7	
Troubleshooting Low Test Coverage	295
Objectives	295
Sources of Low Coverage	296
Troubleshooting Areas of Low Coverage	297
Use DFTVisualizer to Troubleshoot Low Coverage	298
DFTVisualizer Browser Window	299
Displaying Test Coverage in the Browser Window: Hierarchy Tab	300
Coverage Metrics in the Browser Window: Hierarchy Tab	301
Coverage Metrics in the Browser Window: Library Tab	303
Coverage Metrics in the Browser Window: Clocks Tab	304
Signals Window	305
Assessing the Problem	306
Faults Classified as ATPG Untestable	309
Faults Classified as Undetectable	310
Aborted Faults	311
Addressing Aborted Faults	312
Bus Contention	316
Addressing Bus Contention	319
Types of Bus Contention	322
Debugging Bus Contention	323
Debugging Bus Contention With DFTVisualizer	324
TieX, Tie0, Tie1 (D5)	326
Fault-By-Fault AU Debugging: Set Gate Report Command	327
Set Gate Report Constrains_Value Command in DFTVisualizer	328
Fault-By-Fault Debugging: Report Faults Command	329
Fault-By-Fault UC Debugging: Analyze Fault Command	330
Analyze Faults in DFTVisualizer	331
Show Statistics in DFTVisualizer	332
Report Faults in DFTVisualizer	333
Fault-By-Fault UC Debugging: Report Test Stimulus Command	336
Lab 7: Troubleshooting Areas of Low Test Coverage	338
Module 8	
Troubleshooting Test Patterns	339
Objectives	339
Common DRC Rules	340
Analyzing DRC Violations: Commands	341
Analyzing DRC Violations: Commands in DFTVisualizer	343
Analyzing DRC Violations: Report Gates Command	345
Clocks	347
Clock Cones	348
Effect Cones	349
Both Cones	350
Clock Rules: C1	351
Clock Rules: C3	352

Clock Rules: C4	353
Clock Rules: C6	354
DRC Violations: C1	355
DRC Violations: C3	358
Event Simulation	360
Setting Event Simulation	361
Handling C1 Violations	362
Handling C3 and C4 Violations	363
Handling C6 Violations	364
Data Rules: D5	366
Data Rules: D6	367
Debugging D5 and D6 Violations	368
Handling D5 and D6 Violations	370
DRC Rule E4: Scan Procedure (Bus Contention)	372
General E4 Debugging Steps	373
Debugging E4 Violations: Commands	374
Design Rule E4 Example	375
E4 Contention on Bidirectionals	377
Handling E4 Violations	378
DRC Rule E10: Scan Procedure (Bus Contention)	379
Handling E10 Violations	380
Scan Chain Trace Rules: T3, T4, and T5	381
Scan Chain Trace Rules: T3	382
Scan Chain Trace Rules: T5	383
Common Causes of T3, T4, and T5 Errors	384
Debugging T3, T4, and T5 Violations	385
State Stability	386
The Need for State Stability Analysis	387
Testbenches	388
Serial Testbench	389
Parallel Testbench	390
Debugging Simulation Mismatches	391
DRC Violations: Simulation Mismatches	392
When, Where, and How Many Mismatches	393
Mismatch Symptoms	395
Clock Skew Problems	396
Timing Violations	397
Library Problems	398
Report Mismatch Sources Command	399
Analyze Simulation Mismatches	400
Automatic Simulation Mismatch Analysis Flow	401
Troubleshooting Tips	402
Debugging Serial Simulation Mismatches: Chain Test	403
Clock Skew in Chain Test	404
Lab 8: Troubleshooting Test Patterns	405

Table of Contents

Module 9

Compression Techniques	407
Objectives	407
Understanding the ATPG Process	408
Standard Test Application Process	409
ATPG-Based Compression Techniques	410
Static Compression	411
Dynamic Compression	412
Multiple Clock Capture Per Pattern	414
Clock Domain Analysis and Clock Merging	415
ATPG Create Patterns Command	416
Balanced Scan Chains	419
Short Scan Chains	420
Embedded Deterministic Test (EDT)	421
Basic Terminology	422
Data Volume and Test Application Time	423
EDT Reduces Test Data Volume and Application Time	424
ATPG With EDT	425
EDT Test Application Process	426
Example Results of EDT	427
EDT Logic	428
The Decompressor	429
The Compactor	430
Tessent TestKompress	431
Tessent TestKompress Flows and Usage	432
EDT Logic Creation	433
Default Flow: Post-Core-Synthesis With Wrapper	434
Summary: ATPG and EDT	435
Lab Exercise 9: Exploring Compression Techniques	436

Module 10

Additional Test Methodologies and Topics	437
Objectives	437
Testing an Embedded Block	438
Embedded Blocks	439
Testing Embedded Blocks	441
The Tessent FastScan MacroTest Flow	442
Tessent FastScan MacroTest Example	443
Tessent FastScan MacroTest Features	445
At-Speed Test Using Tessent FastScan MacroTest	447
Invoking Multiple Macros	448
Tessent FastScan MacroTest Commands	449
Lab 10: Exploring Advanced Test Methodologies	451