



# HDL Designer Series

## Student Workbook

---

**© 1991-2011 Mentor Graphics Corporation**  
**All rights reserved.**

This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the proprietary information.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

#### **RESTRICTED RIGHTS LEGEND 03/97**

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

**Contractor/manufacturer is:**

Mentor Graphics Corporation

8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.

Telephone: 503.685.7000

Toll-Free Telephone: 800.592.2210

Website: [www.mentor.com](http://www.mentor.com)

SupportNet: [supportnet.mentor.com/](http://supportnet.mentor.com/)

Send Feedback on Documentation: [supportnet.mentor.com/doc\\_feedback\\_form](http://supportnet.mentor.com/doc_feedback_form)

**TRADEMARKS:** The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: [www.mentor.com/trademarks](http://www.mentor.com/trademarks).

**End-User License Agreement:** You can print a copy of the End-User License Agreement from: [www.mentor.com/eula](http://www.mentor.com/eula).

# Table of Contents

---

<b>Module 1</b>	
<b>The Basics</b> .....	<b>11</b>
Objectives .....	11
Overview of Mentor Graphics FPGA Design Product Names .....	12
Notes .....	13
What Is HDL Designer? .....	14
Supported Platforms and OS .....	15
“Standard” Windows Look and Feel .....	16
Getting Help: HDS InfoHub .....	17
Getting Help: Launch Pad .....	18
What Is HDL Designer Suitable for? .....	19
Where Does HDL Designer Fit in the Design Flow? .....	20
Preparing to Use HDL Designer .....	21
The Design Manager .....	22
The Design Manager – Setup Assistant .....	23
The Design Manager – Basic Layout .....	24
The Design Manager – Project Manager .....	25
Project Manager – My Project File .....	26
Project Manager – Shared Project Files .....	27
Project Manager – Open Project .....	28
Concept of Library/Unit/View .....	29
Design Manager – Design Explorer .....	30
Design Explorer – Design Unit Browser .....	31
Design Explorer – Source File Browser .....	32
Design Explorer – Logical Object Browser .....	33
Design Explorer – Hierarchy Pane .....	34
Main Icons in the Design Explorer .....	35
Manipulations in the Design Explorer .....	37
HDL Designer Design Data Structure .....	38
How Does HDL Designer Find These Directories? .....	39
Example Project File – Format .....	40
Create and Modify Library Mappings .....	41
Side Data Sub Window .....	42
Downstream Sub Window .....	43
Tasks and Templates Sub Window .....	44
What Is the Flow Through HDL Designer? .....	45
Create a Design Unit .....	46
Create a Design Unit – Bottom-Up .....	47
Create a Design Unit – Top-Down .....	49
Lab 1: Testing and Synthesizing a BCD Counter .....	51

<b>Module 2</b>	
<b>Block Diagrams</b>	<b>53</b>
Objectives	53
What Is a Block Diagram?	54
How to Create a Block Diagram	55
Block Diagram Design Objects	56
Design Objects: Blocks and Components	57
Add Block	58
Add Component	60
Add ModuleWare	61
Add Signal Objects	62
Make Connections: Bus Ripper	63
Make Connections: Bundle	64
Add Port Objects	66
Block Diagram Objects Summary	67
Interactive Routing	68
Make Connections Summary	69
Block Properties	70
Component Properties	73
Signal Properties	74
User Declarations	76
Object Visibility	77
Add Comment Text	78
Add Comment: Include Position	79
Add Comment: Using Text Editor	80
Page Setup	81
Add Panel	82
Visualize/Edit IBD	83
Block Diagram Master Preferences	84
Block Diagram Preferences	85
Package References	86
Navigate Through Hierarchy	87
Navigate: Going Down	88
Navigate: Going Up	89
Navigate: Back/Forward	90
Navigate: Using Strokes	91
Reconcile Interface	92
Hierarchical Net Highlight	95
Hierarchical Net Change	96
Hierarchical Net Insertion	97
Re-Level – Add Hierarchy	98
Re-Level – Remove Hierarchy	100
Saving the Design	101
Lab 2: Overview	102
<b>Module 3</b>	
<b>State Machines</b>	<b>103</b>
Objectives	103

## Table of Contents

---

How to Create a State Machine .....	104
State Machine Styles: Moore versus Mealy .....	105
State Machine Styles: Moore/Mealy/Mixed .....	107
State Diagram Objects .....	108
State Diagram Objects: Hierarchy .....	109
FSM Wait States .....	110
Re-Leveling .....	113
Comments .....	114
State Properties: IF/CASE, Actions .....	115
Transition Properties: Condition, Actions .....	117
Junction/Link Properties .....	118
State Machine: Clocks, Resets, and Enables .....	119
State Machine Properties .....	120
State Machine Properties: Generation – VHDL .....	121
Declarations and Statements .....	123
State Machine Properties: Statement Blocks .....	124
State Machine Properties: Architecture Declarations .....	125
State Machine Properties: Process Declaration .....	126
State Machine Properties: Encoding – VHDL .....	127
Creating “Hard” Encoded “Safe” State Machines .....	129
State Machine Properties: Generation – Verilog .....	130
State Machine Properties: Encoding – Verilog .....	132
Signal Status .....	133
Logic Location in Generated HDL .....	136
Registered versus Clocked Outputs .....	138
Register State Actions on Next State .....	139
How to Choose Which Output Type .....	140
Output Assignment Priority .....	141
Concurrent State Machines .....	142
Concurrent State Machines: Renaming .....	143
Expression Builder .....	144
State Machine Preferences .....	145
<b>Module 4</b>	
<b>Truth Tables .....</b>	<b>147</b>
Objectives .....	147
How to Create a Truth Table .....	148
Truth Table .....	149
Truth Table Notation .....	150
Editing and Formatting Table Cells .....	151
Truth Table Properties: Generation .....	152
Truth Table Properties: Global Actions .....	153
Truth Table Preferences .....	154
<b>Module 5</b>	
<b>Editing Symbols/Interfaces .....</b>	<b>155</b>
Objectives .....	155
How to Create a New Symbol .....	156

How to Edit a Symbol .....	157
Symbol Notation .....	158
Symbol Editor Objects.....	159
Symbol Autoshapes .....	160
Symbol Editor: Equidistant Ports .....	161
Symbol Editor: Custom Symbol .....	162
Symbol Editor: Custom Symbol Graphics.....	163
Symbol Editor: Custom Symbol Appearance .....	164
Symbol Properties .....	165
Interface Editor: Invocation.....	166
Interface Editor: Example .....	167
Editing Generic Declarations.....	168
Editing Local Declarations .....	169
Lab 3: Overview .....	170
<b>Module 6</b>	
<b>Flow Charts.....</b>	<b>171</b>
Objectives .....	171
What Is a Flow Chart?.....	172
How to Create a Flow Chart .....	173
Flow Chart Objects .....	174
Flow Chart Objects: Start and End Points .....	175
Flow Chart Objects: Action and Decision Boxes .....	176
Flow Chart Objects: Case Boxes .....	177
Flow Chart Objects: Wait Boxes and Loops .....	178
Adding Objects on a Flow Chart .....	179
Flow Chart Preferences: Invocation .....	181
Flow Chart Preferences: Default Values .....	182
Flow Chart: Object Properties .....	183
Object Properties — VHDL: Action, Case .....	184
Object Properties — VHDL: Wait, Loop .....	185
Object Properties — VHDL: If .....	186
Object Properties — Verilog: Action, Case.....	187
Object Properties — Verilog: Wait, Loop.....	188
Object Properties — Verilog: If.....	189
Flow Chart Properties .....	190
Flow Chart Properties: VHDL Generation .....	191
Flow Chart Properties: Architecture Declarations.....	193
Flow Chart Properties: Concurrent Statements .....	194
Flow Chart Properties: Process Declarations.....	195
Flow Chart Properties: Verilog Generation.....	196
Flow Chart Properties: Module Declarations .....	198
Flow Chart Properties: Concurrent Statements .....	199
Flow Chart Properties: Local Declarations .....	200
Hierarchical Flow Charts.....	201
Concurrent Flow Charts.....	202

## Table of Contents

---

### Module 7

<b>Test Bench - Debug</b> .....	<b>203</b>
Objectives .....	203
Test Bench: Introduction .....	204
Test Bench: Generation .....	205
Test Bench: Stimuli and Checkers .....	206
Test Bench: Wait Statement in Flow Chart .....	207
Test Bench: Supported HDL Coding Styles .....	208
Debug in HDL Designer .....	209
Debug: Simulator Set Up .....	210
Debug: Simulator Start .....	212
Debug: Log Window .....	213
Debug: Simulation Control .....	214
Debug: Block Diagram/IBD/SM Editor .....	215
Probe: Block Diagram/IBD .....	216
Breakpoint: Block Diagram/IBD/FC-SM Editors .....	217
Enable Animation: Flow Chart/State Machine .....	218
Animation Tools: Flow Chart/State Machine .....	219
Activity Trail: State Machine / Flow Chart .....	221
Goto: Flow Chart/State Machine .....	222
Lab 4 Overview .....	223

### Module 8

<b>Version Management</b> .....	<b>225</b>
Objectives .....	225
Version Management Concepts .....	226
Version Control: Repository and Workspaces .....	227
HDL Designer Environment .....	228
Setup .....	229
Check In .....	230
Check Out .....	232
Get .....	233
Change Lock .....	234
Label .....	235
Synchronize .....	236
Status .....	237
History .....	238
Version Management Tasks Supported .....	239
When to Use Reference .....	240

### Module 9

<b>Add HDL Files/Visualization</b> .....	<b>243</b>
Objectives .....	243
Add Existing HDL Files – Overview .....	244
Add Existing HDL Files .....	245
Add Existing HDL Files: Step 2 – File Selection .....	247
Add Existing HDL Files: Step 3 – Target Libraries .....	248
Add Existing HDL Files: Step 4 – Target Directories .....	249

Design Explorer with Imported Design Units .....	250
Understanding Visualization versus Entry .....	251
Visualize Design .....	252
Visualize Options .....	253
Visualization Results .....	254
Alternate Step – Convert to Graphics .....	255
Interactive Routing .....	257
Lab 5 Overview .....	258
<b>Module 10</b>	
<b>Top-Down Design .....</b>	<b>259</b>
Objectives .....	259
Top-Down Design .....	260
Using HDL Designer for Top-Down Design .....	261
Mixing Top-Down With Bottom-Up Design .....	262
What Is ModuleWare .....	263
ModuleWare – Dynamic # of Ports .....	264
ModuleWare – Settings Display .....	265
ModuleWare – Automatic Port Widths .....	266
ModuleWare – In-Place Changes .....	267
ModuleWare – Language Support .....	268
FPGA Vendor IP Integration .....	269
FPGA Vendor Tool Integration (Xilinx 1) .....	270
FPGA Vendor Tool Integration (Xilinx 2) .....	271
FPGA Vendor Tool Integration (Xilinx 3) .....	272
FPGA Vendor Tool Integration (Altera 1) .....	273
FPGA Vendor Tool Integration (Altera 2) .....	274
FPGA Vendor Tool Integration (Altera 3) .....	275
Add Gate Level Netlist .....	276
Simulation Comparison .....	278
Lab 6 Overview .....	282
<b>Module 11</b>	
<b>Setup and Team Design .....</b>	<b>283</b>
Objectives .....	283
Resource Settings .....	284
Team Requirements .....	285
Resource Settings: User / Team .....	286
User Template Creation .....	287
User / Team Templates .....	289
Setting Up for Teams .....	290
Resource Settings: Location (Ref. Page) .....	291
Main Settings: General .....	292
Main Settings: Text Editor .....	293
Main Settings: Diagrams .....	294
Main Settings: Checks .....	295
Main Settings: Save .....	296
Main Settings: User Variables .....	297

## Table of Contents

---

Code Generation .....	298
Code Generation Preferences – VHDL .....	299
Code Generation Preferences – Verilog .....	301
DesignPad: Design-Aware Text Editor .....	303
DesignPad: Fully Integrated, Design-Aware .....	304
DesignPad: Rapidly Navigate HDL Code .....	305
DesignPad: Comparing Files .....	306
DesignPad: Column Editing .....	307
DesignPad: Powerful Editing .....	308
DesignPad: Fully Customizable .....	309
<b>Module 12</b>	
<b>DesignChecker .....</b>	<b>311</b>
Objectives .....	311
Introducing Static Design Checking .....	312
What Types of Checks Can Be Performed? .....	313
Understanding the Process .....	315
DesignChecker Node .....	316
Understanding Base Rules .....	317
Built-In Rulesets .....	318
Quickly Build Own Rulesets (Designer/Manager) .....	319
DesignChecker Options .....	320
Getting Help on Rules .....	321
Editing Parameters .....	322
Creating a Policy (Designer/Manager) .....	323
Launching DesignChecker (Designer) .....	324
Examine the Results (Designer) .....	325
Results Summary .....	326
Interact With the Summary .....	327
Fix Violations .....	328
Trace to Graphics .....	329
Trace to HDL Code .....	330
Using the Code Browser .....	331
DesignChecker Viewpoints .....	332
Export Results .....	334
<b>Module 13</b>	
<b>IBD, Documentation, and Viewpoints .....</b>	<b>335</b>
Objectives .....	335
Interface Based Design: Overview .....	336
Interface Based Design: Overview (cont.) .....	337
Interface Based Design: Utilization .....	338
IBD Elements .....	339
IBD Features .....	340
Grouping .....	341
Hide/Show Columns .....	343
Filter Columns/Rows .....	344
Filter Rows .....	345

Create Viewpoint .....	346
Visualization .....	347
Net-Centric Connectivity .....	348
Port-Centric Connectivity – Unconnected Ports .....	349
Quick Connect .....	350
Signal Busses .....	351
Bundles in IBD .....	352
Port Map Expression .....	353
Generate Frames .....	354
Adding a Level of Hierarchy .....	355
Adding Requirement References .....	356
Documentation Using OLE: Overview .....	357
Documentation Using OLE: Requirements .....	359
Documentation Using OLE: Drag Bar .....	360
Documentation Using OLE: Panels .....	361
Documentation Using OLE: Link or Copy .....	362
Documentation Using OLE: File Registration .....	363
Documentation Without OLE .....	364
Documentation Using HTML: Overview .....	365
Documentation Using HTML: Invocation .....	366
Documentation Using HTML: Hierarchy Options .....	367
Documentation Using HTML: HTML Settings .....	368
Documentation Using HTML: Graphics Settings .....	369
Documentation Using HTML: Browser View .....	370
Viewpoints – Visualize Design Data .....	371
Viewpoint Management .....	372
Viewpoint – Columns .....	373
Viewpoint – Groups .....	374
Viewpoint – Filters .....	375
Find – Advanced Find .....	376
Report Where Used .....	377
Report Unbound Components .....	378
Lab 7 Overview .....	379
<b>Module 14</b>	
<b>Tracing Requirements .....</b>	<b>381</b>
Objectives .....	381
Requirements Tracing: Overview .....	382
Enabling Requirements Referencing – ReqTracer .....	383
Enabling Requirements Referencing – HDS .....	385
Defining Requirement References .....	387
Adding Requirement Reference – Graphical Design .....	388
Pasting Requirement Reference – Graphical Design .....	389
Setting Display Attributes .....	390
Generating HDL from Graphical Views .....	391
Refreshing .....	392
Examining and Locating Requirements .....	393