



Precision® Synthesis: FPGA Design

Student Workbook

© 1999-2011 Mentor Graphics Corporation
All rights reserved.

This document contains information that is trade secret and proprietary to Mentor Graphics Corporation or its licensors and is subject to license terms. No part of this document may be photocopied, reproduced, translated, distributed, disclosed or provided to third parties without the prior written consent of Mentor Graphics.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

RESTRICTED RIGHTS LEGEND 03/97

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

Contractor/manufacturer is:

Mentor Graphics Corporation

8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.

Telephone: 503.685.7000

Toll-Free Telephone: 800.592.2210

Website: www.mentor.com

SupportNet: supportnet.mentor.com/

Send Feedback on Documentation: supportnet.mentor.com/doc_feedback_form

TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: www.mentor.com/trademarks.

End-User License Agreement: You can print a copy of the End-User License Agreement from: www.mentor.com/eula.

Table of Contents

Module 1	
Precision Overview	9
Objectives	9
What Is Synthesis?	10
Synthesis Inputs and Outputs	14
Precision Synthesis Flow	15
Constraint-Based Optimization	16
Precision Synthesis Family of Products	17
Precision RTL Plus	18
Invoking Precision Synthesis	19
Precision Design Flow	20
Creating a Project	21
Adding Files	22
VHDL Considerations	23
Verilog Considerations	24
File Properties	25
Setup Design	26
Synthesis Options	27
Implementations	28
Temp Directories	29
Summary	30
Module 2	
Precision GUI	31
Objectives	31
Precision Synthesis GUI	32
The Design Bar	33
The Design Bar Flow	34
Project File Manager	35
Design Hierarchy Browser	36
Compile	37
Setting Constraints	38
Synthesize	39
Output Files	40
Schematic Views	41
Trace From RTL Schematic	42
Technology Schematic	43
Trace From Technology Schematic	44
Trace From Transcript	45
View Critical Path	46
Schematic Navigation with Strokes	47
Fan-In / Fan-Out Fragments	48

Graphical Find Command	49
Query Mode (Design Data-Tips)	50
Interactive Live Database	51
Precision Design Analysis	52
Area Reports	53
Timing Report	54
Timing Report – Summary	55
Interactive Timing Report From Schematic	56
Interactive Timing Report From Text File	57
Report Timing Violations	58
Precision Messaging System	59
Message Suppression	60
Message Highlighting	61
Message Severity Adjustment	62
Report Levels	63
Messages Window	64
Place and Route Encapsulation	65
Xilinx ISE Design Bar	66
Summary	67
Lab Exercise 1: Introduction to Precision Synthesis	68
Module 3	
Design Constraints	69
Objectives	69
Timing Constraints	70
Constraint-Based Optimization	71
Debugging Constraints	72
RTL versus Technology Level Constraints	73
Types of Timing Constraints	74
I/O Timing Conditions	75
Standard Constraints	76
Clock Constraints	77
Clock Detection: Primary and Internal Clocks	78
Multiple Clocks and Clock Domains	79
Specifying Multiple Clocks	80
Setting Clock Constraints in GUI	81
Input Timing Constraint	82
Output Timing Constraint	83
Bi-Directional Constraints	84
Constraining Combinatorial Logic	85
Pop Quiz	86
Pop Quiz – Answer	87
Setting I/O Constraints in GUI	88
Exception Constraints	89
Path Constraint Editor	90
Advanced Path Constraints	91
Advanced Report Timing	92
Constraint Entry on Alternative Netlist Views	93

Table of Contents

Importing Constraint Files	94
Constraint Viewer	95
SDC versus UCF Example	96
Reporting on Constraints	97
Trace From Text File	98
report_timing	99
Clock Domain Crossings	101
View Multiple Critical Paths	102
Additional Options	103
Hierarchy Preserve / Flatten	104
Controlling I/O Flop Assignment	105
Controlling RAM and Multiplier Implementation	106
Synthesis Options	107
Resource Manager	108
Resource Manager Hierarchical View	109
Trace From Resource Manager	110
Resource Manager Technology	111
Resource Manager – Flow	112
Summary	113
Lab 2: Setting Constraints in Precision Synthesis	114
Lab 3: Resource Manager	115
Module 4	
Synthesis Methodology	117
Objectives	117
High-Level Optimization	118
Advanced FSM Optimization Features	119
FSM Optimization Settings	120
Safe FSM	121
FSM Extraction	122
Pipelining	123
Pipelining in Precision	124
Importing Xilinx CORE Generator Blocks	126
Automatic DCM Clock Constraint Propagation	127
DCM Attribute Editing	128
Generate Scripts	129
Scripting Hints	130
Executing Scripts	131
The Precision Command Line	132
Precision Script Basics	133
setup_design	134
Generics, Parameters and Macro Definitions	135
add_input_file	136
compile	137
synthesize	138
Saving Netlists	139
Interactive Reporting Commands	140
Black Box Flow	141

Creating a Black Box	142
Black Boxes in Precision	143
Bottom-Up Flow	144
Bottom-Up Flow With Black Boxes	145
Bottom-Up Flow With EDIF Files	146
Bottom-Up Flow With XDB Files	147
Bottom-Up Flow Example Script	148
Bottom-Up Flow Limitations	149
Summary	150
Lab 4A: Black Box Flow With Precision Synthesis	151
Lab 4B: Bottom-Up Flow With Precision Synthesis	152
Module 5	
Compile Options	153
Objectives	153
Compile Options	154
Using Attributes	155
Inserting an Attribute in HDL Source	156
Search Path	157
Other Common Options	158
Control Resource Sharing	159
Gated Clock Conversion	160
Xilinx Muxed Clock	162
Automatic Gated Clock Conversion	163
max_fanout	166
max_fanout_strategy	167
DesignWare Support	168
RAM Inference	169
ROM Inference	170
FSM Extraction/Encoding	171
Safe FSM	172
FSM in ROM	173
DSP Resource Controls	174
Other Common Attributes	175
Lab Exercise 5: Results Improvement	177
Module 6	
Synthesize Options	179
Objectives	179
Technology-Independent DSP Inferencing	180
DSP Optimization	181
Technology-Independent FSM and Memory Inferencing	182
Enhanced Memory Optimization	183
Data-Path Optimizations	184
Timing Driven Optimization and Replication	185
Optimization Options	186
Register Retiming	187
Retiming for Dedicated Hardware	188

Table of Contents

Retiming Fact versus Fiction	189
Enable Retiming	190
Compile for Timing	191
Compile for Area	192
Summary of Controls.	193
Optimization Options.	194
Meeting Timing – Checklist	195
Traditional FPGA Synthesis Flow.	196
Traditional Wire Load Model	197
Gate Delay versus Interconnect Delay.	198
Wire-Load Model versus Physical Delay Model.	199
Physical Synthesis Technology	200
Retiming.	201
Re-Synthesis	202
Register Replication.	203
Physical Synthesis With I/O Constraints.	204
Physical Synthesis - Flow	205
Timing Delay Estimator.	206
Lab Exercise 6: Precision RTL Plus - Physical Synthesis.	207
Module 7	
Incremental Synthesis.	209
Objectives	209
Incremental Synthesis	210
Automatic Incremental Synthesis	211
Incremental Synthesis Flow.	212
Partition-Based Incremental Synthesis	213
How to Create Partitions: Verilog	216
How to Create Partitions: VHDL.	217
Partitioning Tips	218
Incremental Synthesis Tips	219
Incremental Synthesis and IP Blocks.	220
Lab Exercise 7A: Automatic Incremental Synthesis	221
Lab Exercise 7B: Partition Based Incremental Synthesis	222