



HDL Designer Series™

Student Workbook

© 1991-2009 Mentor Graphics Corporation
All rights reserved.

This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the proprietary information.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

RESTRICTED RIGHTS LEGEND 03/97

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

Contractor/manufacturer is:

Mentor Graphics Corporation
8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.
Telephone: 503.685.7000
Toll-Free Telephone: 800.592.2210
Website: www.mentor.com
SupportNet: supportnet.mentor.com/

Send Feedback on Documentation: supportnet.mentor.com/user/feedback_form.cfm

TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: www.mentor.com/terms_conditions/trademarks.cfm.

End-User License Agreement: You can print a copy of the End-User License Agreement from: www.mentor.com/terms_conditions/enduser.cfm.

Table of Contents

Module 1	
The Basics	11
Objectives	11
Overview of Mentor Graphics FPGA Design Product Names	12
Notes	13
What Is HDL Designer?	14
Supported Platforms and OS	15
“Standard” Windows Look and Feel	16
Getting Help: HDS InfoHub	17
Getting Help: Launch Pad	18
What Is HDL Designer Suitable for?.	19
Where Does HDL Designer Fit in the Design Flow?	20
Preparing to Use HDL Designer	21
The Design Manager	22
The Design Manager - Setup Assistant	23
The Design Manager - Basic Layout	24
The Design Manager - Project Manager	25
Project Manager - My Project File	26
Project Manager - Shared Project Files	27
Project Manager - Open Project.	28
Concept of Library/Unit/View.	29
Design Manager - Design Explorer	30
Design Explorer - Design Unit Browser	31
Design Explorer - Source File Browser.	32
Design Explorer - Hierarchy Pane.	33
Main Icons in the Design Explorer	34
Manipulations in the Design Explorer.	36
HDL Designer Design Data Structure	37
How Does HDL Designer Find These Directories?	38
Example Project File - Format.	39
Create and Modify Library Mappings	40
Side Data SubWindow.	41
Downstream SubWindow	42
Tasks and Templates SubWindow.	43
What Is the Flow Through HDL Designer?.	44
Create a Design Unit	45
Create a Design Unit – Bottom-Up	46
Create a Design Unit – Top-Down	48
Lab 1: Testing and Synthesizing a BCD Counter	50

Module 2

Block Diagrams	51
Objectives	51
What Is a Block Diagram?	52
How to Create a Block Diagram	53
Block Diagram Design Objects	54
Design Objects: Blocks and Components	55
Add Block	56
Add Component	58
Add ModuleWare	59
Add Signal Objects	60
Make Connections: Bus Ripper	61
Make Connections: Bundle	62
Add Port Objects	64
Block Diagram Objects Summary	65
Interactive Routing	66
Make Connections Summary	67
Block Properties	68
Component Properties	71
Signal Properties	72
User Declarations	74
Object Visibility	75
Add Comment Text	76
Add Comment: Include Position	77
Add Comment: Using Text Editor	78
Page Setup	79
Add Panel	80
Visualize/Edit IBD	81
Block Diagram Master Preferences	82
Block Diagram Preferences	83
Package References	84
Navigate Through Hierarchy	85
Navigate: Going Down	86
Navigate: Going Up	87
Navigate: Back/Forward	88
Navigate: Using Strokes	89
Reconcile Interface	90
Hierarchical Net Highlight	93
Hierarchical Net Change	94
Hierarchical Net Insertion	95
Hierarchy Manipulation	96
Re-Level — Add Hierarchy	97
Re-Level — Remove Hierarchy	99
Saving the Design	100
Lab 2: Overview	101

Table of Contents

Module 3

State Machines	103
Objectives	103
How to Create a State Machine	104
State Machine Styles: Moore versus Mealy	105
State Machine Styles: Moore/Mealy/Mixed	107
State Diagram Objects	108
State Diagram Objects: Hierarchy	109
FSM Wait States	110
Re-Leveling	113
Comments	114
State Properties: IF/CASE, Actions	115
Transition Properties: Condition, Actions	117
Junction/Link Properties	118
State Machine: Clocks, Resets, and Enables	119
State Machine Properties	120
State Machine Properties: Generation – VHDL	121
Declarations and Statements	123
State Machine Properties: Statement Blocks	124
State Machine Properties: Architecture Declarations	125
State Machine Properties: Process Declaration	126
State Machine Properties: Encoding – VHDL	127
Creating “Hard” Encoded “Safe” State Machines	129
State Machine Properties: Generation – Verilog	130
State Machine Properties: Encoding – Verilog	132
Signal Status	133
Logic Location in Generated HDL	136
Registered versus Clocked Outputs	138
Register State Actions on Next State	139
How to Choose Which Output Type	140
Output Assignment Priority	141
Concurrent State Machines	142
Concurrent State Machines: Renaming	143
Expression Builder	144

Module 4

Truth Tables	147
Objectives	147
How to Create a Truth Table	148
Truth Table	149
Truth Table Notation	150
Editing and Formatting Table Cells	151
Truth Table Properties: Generation	152
Truth Table Properties: Global Actions	153

Module 5

Editing Symbols/Interfaces	155
Objectives	155

How to Create a New Symbol	156
How to Edit a Symbol	157
Symbol Notation	158
Symbol Editor Objects	159
Symbol Autosshapes	160
Symbol Editor: Equidistant Ports	161
Symbol Editor: Custom Symbol	162
Symbol Editor: Custom Symbol Graphics	163
Symbol Editor: Custom Symbol Appearance	164
Interface Editor: Invocation	165
Interface Editor: Example	166
Editing Generic Declarations	167
Editing Local Declarations	168
Lab 3: Overview	169
Module 6	
Flow Charts	171
Objectives	171
What Is a Flow Chart?	172
How to Create a Flow Chart	173
Flow Chart Objects	174
Flow Chart Objects: Start and End Points	175
Flow Chart Objects: Action and Decision Boxes	176
Flow Chart Objects: Case Boxes	177
Flow Chart Objects: Wait Boxes and Loops	178
Flow Chart Preferences: Invocation	179
Flow Chart Preferences: Default Values	180
Flow Chart: Object Properties	181
Object Properties — VHDL: Action, Case	182
Object Properties — VHDL: Wait, Loop	183
Object Properties — VHDL: If	184
Object Properties — Verilog: Action, Case	185
Object Properties — Verilog: Wait, Loop	186
Object Properties — Verilog: If	187
Flow Chart Properties	188
Flow Chart Properties: VHDL Generation	189
Flow Chart Properties: Architecture Declarations	191
Flow Chart Properties: Concurrent Statements	192
Flow Chart Properties: Process Declarations	193
Flow Chart Properties: Verilog Generation	194
Flow Chart Properties: Module Declarations	196
Flow Chart Properties: Concurrent Statements	197
Flow Chart Properties: Local Declarations	198
Hierarchical Flow Charts	199
Concurrent Flow Charts	200

Table of Contents

Module 7

Test Bench - Debug	201
Objectives	201
Test Bench: Introduction	202
Test Bench: Generation	203
Test Bench: Stimuli and Checkers	204
Test Bench: Wait Statement in Flow Chart	205
Test Bench: Supported HDL Coding Styles	206
Debug in HDL Designer	207
Debug: Simulator Set Up	208
Debug: Simulator Start	210
Debug: Log Window	211
Debug: Simulation Control	212
Debug: Block Diagram/IBD/SM Editor	213
Probe: Block Diagram/IBD	214
Breakpoint: Block Diagram/IBD/FC-SM Editors	215
Enable Animation: Flow Chart/State Machine	216
Animation Tools: Flow Chart/State Machine	217
Activity Trail: State Machine / Flow Chart	219
Goto: Flow Chart/State Machine	220
Lab 4 Overview	221

Module 8

Version Management	223
Objectives	223
Version Management Concepts	224
Version Control: Repository and Workspaces	225
HDL Designer Environment	226
Setup	227
Check In	229
Check Out	231
Get	232
Change Lock	233
Label	234
Synchronize	235
Status	236
History	237
When to Use Reference	238

Module 9

Add HDL Files/Visualization	241
Objectives	241
Add Existing HDL Files - Overview	242
Add Existing HDL Files	243
Add Existing HDL Files: Step 2 - File Selection	245
Add Existing HDL Files: Step 3 - Target Libraries	246
Design Explorer	247
Understanding Visualization versus Entry	248

Visualize Design	249
Visualize Options.....	250
Visualization Results	251
Alternate Step - Convert to Graphics.....	252
Interactive Routing	254
Lab 5 Overview	255
Module 10	
Top-Down Design	257
Objectives	257
Top-Down Design	258
Using HDL Designer for Top-Down Design.....	259
Mixing Top-Down With Bottom-Up Design.....	260
What Is ModuleWare.....	261
ModuleWare - Dynamic # of Ports	262
ModuleWare - Settings Display.....	263
ModuleWare - Automatic Port Widths	264
ModuleWare - In-Place Changes.....	265
ModuleWare - Language Support	266
FPGA Vendor IP Integration.....	267
FPGA Vendor Tool Integration (Xilinx 1)	268
FPGA Vendor Tool Integration (Xilinx 2)	269
FPGA Vendor Tool Integration (Xilinx 3)	270
FPGA Vendor Tool Integration (Altera 1)	271
FPGA Vendor Tool Integration (Altera 2)	272
Add Gate Level Netlist	273
Simulation Comparison	275
Lab 6 Overview	279
Module 11	
Setup and Team Design	281
Objectives	281
Resource Settings.....	282
Team Requirements.....	283
Resource Settings: User / Team.....	284
User Template Creation.....	285
User / Team Templates	287
Setting Up for Teams.....	288
Resource Settings: Location (Ref. Page).....	289
Main Settings: General	290
Main Settings: Text Editor.....	291
Main Settings: Diagrams	292
Main Settings: Checks	293
Main Settings: Save	294
Main Settings: User Variables.....	295
Code Generation	296
Code Generation Preferences - VHDL	297
Code Generation Preferences - Verilog.....	299

Table of Contents

DesignPad: Design-Aware Text Editor	301
DesignPad: Fully Integrated, Design-Aware	302
DesignPad: Rapidly Navigate HDL Code	303
DesignPad: Comparing Files	304
DesignPad: Column Editing	305
DesignPad: Powerful Editing	306
DesignPad: Fully Customizable	307

Module 12

DesignChecker	309
Objectives	309
Introducing Static Design Checking	310
What Types of Checks Can Be Performed?	311
Understanding the Process	313
Understanding Base Rules	314
Built-In Rulesets	315
Quickly Build Own Rulesets (Designer/Manager)	316
DesignChecker Options	317
Getting Help on Rules	318
Editing Parameters	319
Creating a Policy (Designer/Manager)	320
Launching DesignChecker (Designer)	321
Examine the Results (Designer)	322
Results Summary	323
Interact With the Summary	324
Fix Violations	325
Trace to Graphics	326
Trace to HDL Code	327
Using the Code Browser	328
DesignChecker Viewpoints	329
Export Results	331

Module 13

IBD, Documentation, and Viewpoints	333
Objectives	333
Interface Based Design: Overview	334
Interface Based Design: Utilization	335
IBD	336
Detailed IBD Tour	337
Grouping	339
Language-Specific Frames	341
Hide/Show	342
Filter Columns/Rows	343
Filtering	344
Visualization	345
Net-Centric Connectivity	346
Port-Centric Connectivity — Unconnected Ports	347
Quick Connect	348

Signal Busses	349
Bundles in IBD	350
Expression Rows*	351
IBD Editor: Hierarchy	352
Documentation Using OLE: Overview	353
Documentation Using OLE: Requirements	355
Documentation Using OLE: Drag Bar	356
Documentation Using OLE: Panels	357
Documentation Using OLE: Link or Copy	358
Documentation Using OLE: File Registration	359
Documentation Without OLE	360
Documentation Using HTML: Overview	361
Documentation Using HTML: Invocation	362
Documentation Using HTML: Hierarchy Options	363
Documentation Using HTML: HTML Settings	364
Documentation Using HTML: Graphics Settings	365
Documentation Using HTML: Browser View	366
Design Explorer — Logical Object Mode	367
Viewpoints — Visualize Design Data	368
Viewpoint Management	369
Viewpoint - Columns	370
Viewpoint - Groups	371
Viewpoint - Filters	372
Find - Advanced Find	373
Report Where Used	374
Report Unbound Components	375
Lab 7 Overview	376