



ModelSim® / Questa® Core: HDL Simulation Student Workbook

**© 1998-2012 Mentor Graphics Corporation
All rights reserved.**

This document contains information that is trade secret and proprietary to Mentor Graphics Corporation or its licensors and is subject to license terms. No part of this document may be photocopied, reproduced, translated, distributed, disclosed or provided to third parties without the prior written consent of Mentor Graphics..

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

RESTRICTED RIGHTS LEGEND 03/97

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

Contractor/manufacturer is:

Mentor Graphics Corporation

8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.

Telephone: 503.685.7000

Toll-Free Telephone: 800.592.2210

Website: www.mentor.com

SupportNet: supportnet.mentor.com/

Send Feedback on Documentation: supportnet.mentor.com/doc_feedback_form

TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: www.mentor.com/trademarks.

End-User License Agreement: You can print a copy of the End-User License Agreement from: www.mentor.com/eula.

Table of Contents

Module 1

Introduction	7
Objectives	7
Overview	8
ModelSim / Questa Core in the Digital Design Flow	9
Digital Design Flow	10
Simulation Phases	11
Simulation Process	12
Primary Functions	13
Design Analysis	14
Execution Methods	15
Core Features	16
Single Kernel, Language-Neutral	17
Supported Industry Standards	18
IP Integrity	20
Advanced Debugging Capabilities	21
Easy-to-Use, Tcl/Tk GUI and Commands	22
Accessing Help	23
Summary	25

Module 2

Graphical User Interface	27
Objectives	27
Overview	28
ModelSim / Questa Core Windows	29
Drag and Drop Feature	30
Context-Sensitive Menus	31
Multiple Window Copies	32
Automatic Window Updating	33
Design Object Icons	34
Customizing the GUI Layout	35
Customize the Main Window Layout	36
Customize Window Placement	37
Customize the Grouping of Windows	38
Window Layout Options	39
Saving & Restoring Window Layouts	40
User Defined Keyboard Shortcuts	41
Hierarchical View	42
Main Window	43
Main Window With Design Loaded	44
Library and Structure Windows	45
Project, Files, and Memory List Windows	46

Memory List Window	47
Transcript Window	49
Message Viewer Window	50
Source Window	51
Bookmarks	53
Searching and Sorting	54
Search Bar	55
Language Templates	57
New Design Wizard	58
Create Testbench Wizard	59
Objects Window	60
Processes Window	64
Locals Window	67
Watch Window	68
Wave Window	70
Wave Window – Message Bar	72
Wave Window – Cross Selection	73
Wave Window – Cursor and Timeline Toolbox	74
Wave Window – Show Drivers	75
Dataflow Window	76
Dataflow – Embedded Waveform Viewer	77
Dataflow – ChaseX	78
Schematic Window	79
List Window	81
FSM Viewer	82
Summary	83
Lab 1	84
Module 3	
Basic Simulation Using Commands and DO Files	85
Objectives	85
Overview	86
Simulation Flow Overview (Command Line)	87
Command Line Example	88
Simulation Commands	89
Library Definition	90
Working and Resource Libraries	91
VHDL Resource Libraries	92
Design Units	93
Library Creation	94
Library Organization	95
Moving and Mapping Libraries	96
Viewing Library Contents	97
Deleting Library Contents	98
Compilation	99
-refresh Compile Option	100
VHDL Compiler Commands: vcom	101
Verilog Compiler Commands: vlog	102

Table of Contents

Optimization Commands: vopt	103
Simulation Commands: vsim	104
Referencing Subordinate Designs	106
Referencing Libraries for Simulation	107
Simulation Commands: run	108
Simulation Commands: step	109
Various Simulation Commands	110
Review: Basic Simulation Steps	113
Simulator Stimulus	116
force Command	117
force Command Examples	119
Saving the Session Transcript From the GUI	120
Simulation Script Example	122
startup.do File	123
Saving and Reloading Formats and Content	124
Batch Mode Simulation	125
Saving and Viewing Waveforms in Batch Mode	126
Summary	127
Lab 2	128

Module 4

Basic Simulation Using the GUI	129
Objectives	129
Overview	130
Advantages of Using the GUI for Simulation	131
Change the Working Directory	133
Create a New Library	134
Compiler Options	135
Compile the Design Files	136
Find the Source of an Error Message	137
Simulation Options	138
Designating a Library Search Order	139
Designating a Design to Simulate	140
Running a Simulation	142
Breakpoints	143
File-Line Breakpoints	144
Signal Breakpoints	145
Manage Breakpoints	146
Restarting the Simulation	147
Managing Your Simulation With Projects	148
What Are the Benefits of Projects?	149
Project File versus Initialization File	150
Difference Between .mpf and .ini Files	151
project Command	152
where Command	155
Creating a New Project	156
Adding Files to a Project	157
Compile Project Design Files	158

Grouping Project Design Files.....	160
Organizing Projects With Folders.....	161
Projects Properties.....	163
Creating a Simulation Configuration.....	164
Load the Design.....	165
Simulate the Design.....	166
Summary.....	167
Lab 3.....	168
Appendix A	
Mixed-HDL Designs.....	169
Objectives.....	169
Overview.....	170
Hierarchies Supported.....	171
Building a Mixed-HDL Design.....	172
Boundary Considerations.....	173
Boundary Conditions.....	174
Type vl_logic.....	175
Package vl_types.....	176
Referencing Verilog Inside VHDL.....	178
Component Declaration.....	179
vgencomp.....	180
Ports and the vgencomp Command.....	181
Generics and vgencomp.....	183
vgencomp Example.....	184
Configuration Declarations.....	186
Referencing VHDL Inside Verilog.....	187
Verilog Libraries and Architectures.....	190
Library Searches.....	191
Literals in Commands.....	192
Accessing VHDL and Verilog Objects in a Mixed Design.....	193
Summary.....	195
Lab 4.....	196