

VHDL Introduction

Student Workbook



© 2007-2011 Mentor Graphics Corporation
All rights reserved.

This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the proprietary information.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

RESTRICTED RIGHTS LEGEND 03/97

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

Contractor/manufacturer is:

Mentor Graphics Corporation

8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.

Telephone: 503.685.7000

Toll-Free Telephone: 800.592.2210

Website: www.mentor.com

SupportNet: supportnet.mentor.com/

Send Feedback on Documentation: supportnet.mentor.com/doc_feedback_form

TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: www.mentor.com/trademarks.

End-User License Agreement: You can print a copy of the End-User License Agreement from: www.mentor.com/eula.

Table of Contents

Module 1	
Introduction	11
Objectives	11
The VHDL Language	12
VHDL Background	13
Other VHDL Activity	14
What is a Hardware Description Language?	15
Top-Down Design Flows	16
HDL Modeling Overview	17
Mixed-Level Simulation	18
Behavioral Equivalence	19
Functional Equivalence	20
Behavioral Model	21
Behavioral-Level Board Example	22
RTL Model	23
Example — RTL	24
Gate Level Model	25
System-Level Simulation	26
Synthesize or Simulate?	27
VHDL Books	28
Module 2	
Overview	31
Objectives	31
Parts of a VHDL Model	32
Entity	33
Entity Syntax	34
Entity Port Syntax	35
Entity Example	36
Architectures	37
Architecture Syntax	38
Architecture Example	39
Packages	40
Configurations	41
VHDL Source Files	42
VHDL Library	43
VHDL Libraries	44
Library Management	45
Declaring Libraries	46
Elaboration	47
Simulation and Synthesis	48
VHDL Example	49

2:1 MUX – VHDL Example	51
Lab Exercise	53
Module 3	
Concurrent VHDL	55
Objectives	55
The Concurrent Area	56
Concurrent Assertions	57
The std_ulogic Type	58
Resolved Logic	59
The std_logic_vector Type	60
The std_logic Type	61
Signals	62
Signal Attributes	63
'Event and 'Transaction	64
Signal Attributes Example	65
Concurrent Signal Assignment	66
Multiple Drivers, and Resolution	67
Transport and Inertial Delay	68
Conditional Signal Assignment	69
Selected Signal Assignment	70
Selected Signal Assignment Example	71
Lab #3 — Signal Assignment	72
Entity Declaration for Lab # 3	73
Correct output — seven_seg	74
Synthesis Tutorial	75
Timing Accuracy — Post Synthesis	76
Timing Accuracy — Post Layout	77
Module 4	
Sequential VHDL	79
Objectives	79
Process	80
Variables	81
VHDL Nested Blocks	82
wait Statement	83
wait Example	84
Quiz — wait Statement	85
VHDL Simulation Cycle	86
Delta Delays	88
Delta Delay Example	89
Combinational Process	90
if Statement	91
Clocked Process	92
Clocked Process Example	93
Quiz — Which Matches?	95
Can't Read a Port of Type OUT	98
Lab #4 — Sequencer	99

Table of Contents

Entity Declaration for Lab #4	100
Correct Output — Sequencer	101
Module 5	
Programming Statements.....	103
Objectives	103
if Statement - Revisited	104
if Statement Example.....	105
if Statement and Synthesis.....	106
Lab #5A — Asynchronous Reset (if)	110
Entity Declaration for Lab #5A	111
case Statement	112
case Statement Example	113
case Statement and Synthesis	115
Lab #5B — Counter.....	116
Entity Declaration for Lab #5B	117
Correct Output for Lab #5B.....	118
Which to Use: case or if-else?	119
Avoiding Inferred Latches.....	120
loop Statement	121
loop Statement Example	122
while loop Statement	124
for loop Statement	125
for loop Statement Example	126
Loops and Synthesis	127
Module 6	
Programming Statements.....	129
Objectives	129
if Statement - Revisited	130
if Statement Example.....	131
if Statement and Synthesis.....	132
Lab #5A — Asynchronous Reset (if)	136
Entity Declaration for Lab #5A	137
case Statement	138
case Statement Example	139
case Statement and Synthesis	141
Lab #5B — Counter.....	142
Entity Declaration for Lab #5B	143
Correct Output for Lab #5B.....	144
Which to Use: case or if-else?	145
Avoiding Inferred Latches.....	146
loop Statement	147
loop Statement Example	148
while loop Statement	150
for loop Statement	151
for loop Statement Example	152
Loops and Synthesis	153

Module 7

Data Types and Operators	155
Objectives	155
Literals	156
Number Literals	157
Character Literals	159
String Literals	160
Bit-String Literals	161
Literals Example	162
Data Types	163
Basic Data Types	164
Enumerated Types	165
Integer & Floating Point Types	166
Physical Types	167
Physical Types Example	168
Scalar Data Type Attributes	169
Operators	170
Arithmetic Operators	171
Relational Operators	173
Logical Operators	174
Shift and Rotate Operators	175
Operator Precedence	176
Operators — Examples	177
Subtypes	178
Subtypes — Example	179
VHDL Is Strongly Typed	180
Arrays	181
Arrays Example	182
Multi-Dimensional Arrays — Examples	183
Array Data Type Attributes	185
Array and Type Attributes	186
Records	187
Aggregates	188
Records Example	189
Data Type Qualification	190
Data Type Qualification Example	191
Data Type Conversion	192
Alias	194
Packages	195
Lab #7 — Custom Data Types	196

Module 8

Arithmetic Types	197
Objectives	197
Standard Numeric Types (1076.3)	198
IEEE Arithmetic Operations	199
Non-IEEE Arithmetic Packages	200
Adding Two Vectors	201

Table of Contents

Adding Integers to Vectors	203
Numeric Conversion Functions	204
Converting to IEEE Standard Numeric Types	205
Converting Bits to/from Integers	206
Synthesizing Numeric Types: Term Sharing	207
Synthesizing Numeric Types: Resource Block Topology	208
Lab #8 — Counter Revisited	209
Module 9	
Procedures and Functions	211
Objectives	211
Procedures	212
Procedure Declarations	213
Procedure Syntax	214
Procedure Example	215
Argument Mapping	217
Functions	218
Function Syntax	219
Function Example	220
Lab #9 — Write a Procedure	221
Lab #9 — Correct Output	227
Module 10	
File I/O	229
Objectives	229
File I/O	230
File I/O — Read	231
File I/O — Read Example	233
File I/O — Write	234
File I/O — Write to stdout Example	235
File I/O — File Write Example	236
Module 11	
Testbenches	237
Objectives	237
Modern Testbench Structure	238
Testbench Architecture Declarations	239
Testbench DUT Instantiation	240
Stimulus Generation	241
Clock Generation Example	242
Main Test Control Process Example	243
Get Inputs Procedure Example	244
Master/Driver Procedure Example	245
Monitors	246
Monitor Example	247
Scoreboard	248
Scoreboard Example	249
Lab #11 — Testbench	250

Lab #11 — FIFO Description	251
Lab #11 — test_fifo.vhd	252
Lab #11 — Write Command Protocol	253
Lab #11 — Read Command Protocol	254
Lab #11 — buggy_fifo	255
Module 12	
Finite State Machines	257
Objectives	257
Finite State Machines	258
FSM — Implicit versus Explicit	259
Implicit FSM Style	260
Explicit FSM Style	261
Explicit FSM Style(Next-State and Output Logic Combined)	262
FSM Examples (Common Code)	263
Example A	264
Example B (Default Before Case)	265
Explicit FSM Style(Separate Next-State and Output Logic)	266
Example C	267
One-Hot Encoding	268
Example D	269
Synthesis of Enumerated Types	270
Enumeration Encoding Example	271
Lab #12 — FSM	272
Lab #12	273
Controller Hierarchy	274
State Machine Entity Declaration	275
Sample Instruction Flow	276
Suggested Flow Diagram	277
Example Output	278
Appendix A	
ModelSim Tutorial	279
Objectives	279
Main Window	280
ModelSim Windows	281
Drag and Drop Feature	282
Context-Sensitive Menus	283
Customizing the GUI Layout	284
Customize the Main Window Layout	285
Customize Window Placement	286
Customize the Grouping of Windows	287
Starting ModelSim	288
Creating a Library	289
Multiplier Design Example	290
test_mult (1 of 3)	291
test_mult (2 of 3)	292
test_mult (3 of 3)	293

Table of Contents

util_pkg (1 of 2)	294
util_pkg (2 of 2)	295
shift_reg	296
sa_mult (1 of 2)	297
sa_mult (2 of 2)	298
mult_config	299
Compiling Files	300
Making Simple Source Edits	301
Compiling a File After Edits	302
Loading a Design for Simulation	303
Design Loaded for Simulation	304
Adding Signals to the Wave Window	305
Running the Simulation	306
Setting a Breakpoint in the Source	307
Stepping Through Source	308
Working With Cursors	309
Transcript Window and Script Files	311
Exiting ModelSim	312
Additional Information	313
Appendix B	
Precision Tutorial	317
Objectives	317
Precision Synthesis Tour	318
Starting Precision Synthesis	319
Precision Synthesis GUI	320
Basic Synthesis Flow Using Precision	321
Add Input Files in Precision GUI	322
Choosing a Technology for Your Design	323
Choosing a Specific Device for Your Design	324
Compiling and Synthesizing Your Design	326
Analyzing Synthesis Transcript	327
Analyzing Synthesis Messages	328
Analyzing Synthesis Results	329
Schematic Viewer	330
Schematic Navigation With Strokes	332
Technology Schematic	334
Critical Path	337
Critical Path Schematic	338
Critical Path Timing Report	339
Synthesis Reports	340
Synthesis Area Report	341
Synthesis Timing Report	342
Additional Synthesis Reports	343
Precision Synthesis Options	344
Place and Route Software	348
Exiting Precision Synthesis	350

Appendix C

Lab Solutions.....	351
Objectives	351
Lab #3 — Sample Solution	352
Lab #4 — Sample Solution	353
Lab #5A — Sample Solution.....	354
Lab #5B — Sample Solution (1 of 2)	355
Lab #5B — Sample Solution (2 of 2)	356
Lab #6A — Sample Solution.....	357
Lab #6B — Sample Solution.....	358
Lab #7 — Sample Solution	359
Lab #8 — Sample Solution	360
Lab #9 — Sample Solution (1 of 2).....	361
Lab #9 — Sample Solution (2 of 2).....	362
Lab #11 — Sample Solution (1 of 7).....	363
Lab #11 — Sample Solution (2 of 7).....	364
Lab #11 — Sample Solution (3 of 7).....	365
Lab #11 — Sample Solution (4 of 7).....	366
Lab #11 — Sample Solution (5 of 7).....	367
Lab #11 — Sample Solution (6 of 7).....	368
Lab #11 — Sample Solution (7 of 7).....	369
Lab #11 — Alternate Solution (1 of 6)	370
Lab #11 — Alternate Solution (2 of 6)	371
Lab #11 — Alternate Solution (3 of 6)	372
Lab #11 — Alternate Solution (4 of 6)	373
Lab #11 — Alternate Solution (5 of 6)	374
Lab #11 — Alternate Solution (6 of 6)	375
Lab #12 — Sample Solution (1 of 4).....	376
Lab #12 — Sample Solution (2 of 4).....	377
Lab #12 — Sample Solution (3 of 4).....	378
Lab #12 — Sample Solution (4 of 4).....	379