



Open Verification Methodology

Developed & Presented
by



for



Version 5.0 Copyright (c) 2008, 2009, 2010, 2011, 2012
Willamette HDL, Inc.
For use with OVM 2.1.1

This entire document is copyright Willamette HDL Inc. Content may not be copied or redistributed in whole or in part.
All trademarks used in this document are the property of their respective owners.

Willamette HDL, Inc
6107 SW Murray Blvd. #407
Beaverton, OR 97008
info@whdl.com
www.whdl.com
503.590.8499

Part Number: 072464

NOTE

This document is copyright material of WHDL Inc.
It may not be copied or reproduced for any reason.

Table of Contents

Introduction	6	Environment Layer & Analysis	164
Transaction-level Communication	18	Stimulus Generation	166
Interfaces	26	Analysis Layer	169
Channels	27	Scoreboards, Coverage collector	181
Port & Exports	33	Exercise	193
Exercise	43	Hierarchical Testbenches	197
OVM Components	47	OVM Component and	
OVM Component	53	hierarchical management	204
Phases	55	Hierarchical API	207
Exercise	62	Hierarchical Connectivity	210
Creating the Environment	64	Exercise	214
Environment Class	65	Creating a Configurable Test Environment	219
Creating components using the factory	68	Test as top	221
Starting and Stopping the Test	79	Factory overrides	231
Exercise	86	Exercise	242
Connection to the DUT	93	Hierarchical Configuration	248
Transactors	95	Setting Configuration Information	251
Virtual Interface Connection Method	96	Getting Configuration Information	256
Reference: Virtual Interfaces	107	Exercise	271
Reference: Advanced connection methods	116	Introduction to Sequences	276
Reports & Messaging	117	OVM Sequence Elements	282
Reporting Structure	121	Sequence Items	284
Reporting methods	122	Sequences	286
API Overview	126	Drivers	294
Reference: Reporting	127	Sequencer and Driver Connections	298
Modeling Transactions	142	Exercise	303
Core Utility Functions	144		
Core Utility Function Implementation	146		
Exercise	161		



Notes:

Table of Contents -2

More Sequence Topics	310
Virtual Sequences	315
Prioritized Item Selection and Arbitration	323
Responses	328
Exercise	337
UVM Registers	341
The Register Model	344
Creating Register Models	351
Integrating Register Models	375
Lab: Integration	393
Using Register Models	398
Lab: Using registers	431
Backdoor Access	445
Quirky Registers	450
Memories	451
Built in Sequences	458
Scoreboards & Register model	459
Advanced UVM class topics	466
Example Testbenches	467
MAC DUT with WISHBONE bus and MII interfaces	
DMA Controller on SoC bus using register package	
Crossbar Router DUT	
SPI DUT with APB interface	
Memory with AHB interface	
Sample Solutions	480



Notes:
