



Open Verification Methodology

Developed & Presented
by



for



Version 3.6 Copyright (c) 2008, 2009, 2010
Willamette HDL, Inc.
For use with OVM 2.0.3

MGC Part Number 071727

This entire document is copyright Willamette HDL Inc. Content may not be copied or redistributed in whole or in part.
All trademarks used in this document are the property of their respective owners.

Willamette HDL, Inc
14314 SW Allen Blvd.
Suite 625
Beaverton, OR 97005
info@whdl.com
www.whdl.com
503.590.8499

Part Number: 071727

NOTE

This document is copyright material of WHDL Inc.
It may not be copied or reproduced for any reason.


Table of Contents

Introduction	5	Hierarchical Testbenches	204
Transaction-level Communication	16	OVM Component and hierarchical management	208
Interfaces	24	Hierarchical API	210
Channels	25	Hierarchical Connectivity	213
Port & Exports	31	Exercise	219
Exercise	41	Creating a Configurable Test Environment	225
OVM Components	45	Test as top	227
OVM Component	51	Factory overrides	232
Phases	53	Exercise	239
Exercise	60	Hierarchical Configuration	260
Creating the Environment	62	Setting Configuration Information	262
Environment Class	63	Getting Configuration Information	267
Creating components using the factory	66	Exercise	274
Starting and Stopping the Test	77	Introduction to Sequences	278
Exercise	86	OVM Sequence Elements	284
Connection to the DUT	93	Sequence-side API	287
Transactors	95	Sequence Macros	290
Virtual Interface Connection Method	98	Driver-side API	292
Reference: Virtual Interfaces	104	Sequencer and Driver Connections	296
Reference: Advanced connection methods	116	Exercise	303
Reports & Messaging	121	Advanced Sequences	311
Reporting Structure	125	Building complex tests	312
Reporting methods	126	Multiple Sequences	314
API Overview	128	Prioritized Item Selection and Arbitration	319
Reference: Reporting	129	Sending responses	324
Modeling Transactions	144	Handling Responses	331
Core Utility Functions	147	Sequence Hierarchical Locking	336
Field Automation Macros	148	Exercise	340
Exercise	161	Appendix A: OVM Library - Other Classes	356
Environment Layer & Analysis	171	Appendix B: Mixed SV & c++/SystemC testbench	361
Stimulus Generation	173	Appendix C: OOP Design Patterns	380
Analysis Layer	176	Appendix D: Sample Solutions	390
Scoreboards, Coverage collector	187		
Exercise	199		



Notes:

Course Outline


Day 1




Day 2



Day 3



Reference Topics



sv_ovm_3.6

© Willamette HDL Inc.

Notes: