



# **ModelSim®: HDL Simulation**

## **Student Workbook**

---

**© 1998-2010 Mentor Graphics Corporation**  
**All rights reserved.**

This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the proprietary information.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

#### **RESTRICTED RIGHTS LEGEND 03/97**

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

**Contractor/manufacturer is:**

Mentor Graphics Corporation  
8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.  
Telephone: 503.685.7000  
Toll-Free Telephone: 800.592.2210  
Website: [www.mentor.com](http://www.mentor.com)  
SupportNet: [supportnet.mentor.com/](http://supportnet.mentor.com/)

Send Feedback on Documentation: [supportnet.mentor.com/doc\\_feedback\\_form](http://supportnet.mentor.com/doc_feedback_form)

**TRADEMARKS:** The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: [www.mentor.com/trademarks](http://www.mentor.com/trademarks).

**End-User License Agreement:** You can print a copy of the End-User License Agreement from: [www.mentor.com/eula](http://www.mentor.com/eula).

# Table of Contents

---

## Module 1

<b>Introduction</b> .....	<b>7</b>
Objectives .....	7
Overview .....	8
ModelSim in the Digital Design Flow .....	9
Digital Design Flow .....	10
Simulation Phases .....	11
ModelSim Simulation Process .....	12
Simulation Process: Compilation .....	13
Simulation Process: Optimization .....	15
Primary ModelSim Functions .....	17
Design Analysis .....	18
ModelSim Execution Methods .....	19
Discrete Event Simulation Mechanics .....	20
VHDL Example of Event Scheduling .....	21
Delta Delays — VHDL Example .....	22
Core ModelSim Features .....	24
Single Kernel, Language-Neutral .....	25
ModelSim Architecture .....	26
ModelSim Mixed-HDL .....	27
Industry Standards Supported .....	28
IP Integrity .....	30
ModelSim Advanced Debugging Capabilities .....	31
ModelSim Data Objects .....	32
Easy-to-Use, Tcl/Tk GUI and Commands .....	33
ModelSim Help .....	34
Summary .....	35

## Module 2

<b>ModelSim Graphical User Interface</b> .....	<b>37</b>
Objectives .....	37
Overview .....	38
ModelSim Windows .....	39
Drag and Drop Features .....	40
Context-Sensitive Menus .....	41
Automatic Window Updating .....	42
Searching and Sorting .....	44
Multiple Window Copies .....	45
Customizing the GUI Layout .....	46
Customize the Main Window Layout .....	47
Customize Window Placement .....	48
Customize the Grouping of Windows .....	49

Hierarchical View .....	50
Design Object Icons .....	51
Main Window .....	52
Main Window With Design Loaded .....	53
Library and Structure Windows .....	54
Project, Files, and Memory Windows .....	55
Memory Window .....	56
Transcript Window .....	58
Message Viewer Window .....	59
Source Window .....	60
Search Bar .....	62
Language Templates .....	64
New Design Wizard .....	65
Create Testbench Wizard .....	66
Integrated C Debugger .....	67
Objects Window .....	68
Processes Window .....	72
Locals Window .....	75
Watch Window .....	76
Wave Window .....	78
Wave Window – Message Bar .....	80
Wave Window – Cursor and Timeline Toolbox .....	81
Wave Window – Cross Selection .....	82
Wave Window – Show Drivers .....	83
Dataflow Window .....	84
Dataflow Embedded Waveform Viewer .....	86
ChaseX .....	87
Schematic Window .....	88
List Window .....	90
FSM Viewer .....	91
Summary .....	92
Lab 1 .....	93

**Module 3**

<b>Basic Simulation Using Commands and DO Files .....</b>	<b>95</b>
Objectives .....	95
Overview .....	96
Command Line Example .....	97
ModelSim Commands .....	98
VHDL Compiler Commands: vcom .....	99
Verilog Compiler Commands: vlog .....	100
Optimization Commands: vopt .....	101
Simulation Commands: vsim .....	102
Simulation Commands: run .....	104
Simulation Commands: step .....	105
More ModelSim Commands .....	106
Simulator Stimulus .....	109
Stimulus Commands: force .....	110

## Table of Contents

---

force Command Examples . . . . .	112
ModelSim Libraries . . . . .	113
Library Definition . . . . .	114
Design Units . . . . .	115
Working and Resource Libraries . . . . .	116
VHDL Resource Libraries . . . . .	117
Referencing Subordinate Designs . . . . .	118
Referencing Libraries for Simulation . . . . .	119
Moving and Mapping Libraries . . . . .	120
Viewing and Deleting Library Contents . . . . .	121
-refresh Compile Option . . . . .	122
Basic Simulation Steps . . . . .	123
Basic Simulation Using ModelSim Commands . . . . .	124
Saving the Session Transcript From the GUI . . . . .	126
Simulation Script Example . . . . .	128
startup.do File . . . . .	129
Saving and Reloading Formats and Content . . . . .	130
Batch Mode Simulation . . . . .	131
Saving and Viewing Waveforms in Batch Mode . . . . .	132
Summary . . . . .	133
Lab 2 . . . . .	134

## Module 4

<b>Basic Simulation Using the ModelSim GUI . . . . .</b>	<b>135</b>
Objectives . . . . .	135
Overview . . . . .	136
Advantages of Using the GUI for Simulation . . . . .	137
Change the Working Directory . . . . .	139
Create a New Library. . . . .	140
Compiler Options. . . . .	141
Compile the Design Files. . . . .	142
Find the Source of an Error Message. . . . .	143
Simulation Options . . . . .	144
Designating a Library Search Order . . . . .	145
Designating a Design to Simulate . . . . .	146
Running a Simulation . . . . .	148
Setting Breakpoints . . . . .	149
Signal Breakpoints. . . . .	150
File-Line Breakpoints . . . . .	151
Manage Breakpoints . . . . .	152
Restarting the Simulation. . . . .	153
Managing Your Simulation With Projects. . . . .	154
What Are the Benefits of Projects? . . . . .	155
ModelSim Project File versus Initialization File . . . . .	156
Difference Between .mpf and .ini Files . . . . .	157
project Command. . . . .	158
where Command . . . . .	161
Creating a New Project . . . . .	162

Adding Files to a Project .....	163
Compile Project Design Files .....	164
Grouping Project Design Files .....	166
Organizing Projects With Folders .....	167
Projects Properties .....	169
Creating a Simulation Configuration .....	170
Load the Design .....	171
Simulate the Design .....	172
Summary .....	173
Lab 3 .....	174
<b>Appendix A</b>	
<b>Mixed-HDL Designs .....</b>	<b>175</b>
Objectives .....	175
Overview .....	176
Hierarchies Supported .....	177
Building a Mixed-HDL Design .....	178
Boundary Considerations .....	179
Boundary Conditions .....	180
Type vl_logic .....	181
Package vl_types .....	182
Referencing Verilog Inside VHDL .....	184
Component Declaration .....	185
vgencomp .....	186
Ports and the vgencomp Command .....	187
Generics and vgencomp .....	189
vgencomp Example .....	190
Configuration Declarations .....	192
Referencing VHDL Inside Verilog .....	193
Verilog Libraries and Architectures .....	196
Library Searches .....	197
Literals in Commands .....	198
Accessing VHDL and Verilog Objects in a Mixed Design .....	199
Summary .....	201
Lab 4 .....	202