



Calibre® Fundamentals: Performing DRC/LVS Student Workbook

**© 1996-2011 Mentor Graphics Corporation
All rights reserved.**

This document contains information that is trade secret and proprietary to Mentor Graphics Corporation or its licensors and is subject to license terms. No part of this document may be photocopied, reproduced, translated, distributed, disclosed or provided to third parties without the prior written consent of Mentor Graphics..

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

RESTRICTED RIGHTS LEGEND 03/97

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

Contractor/manufacturer is:

Mentor Graphics Corporation

8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.

Telephone: 503.685.7000

Toll-Free Telephone: 800.592.2210

Website: www.mentor.com

SupportNet: supportnet.mentor.com/

Send Feedback on Documentation: supportnet.mentor.com/doc_feedback_form

TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: www.mentor.com/trademarks.

End-User License Agreement: You can print a copy of the End-User License Agreement from: www.mentor.com/eula.

Table of Contents

Module 1

Calibre Basic Concepts	11
Objectives	11
Calibre Glossary	12
What Are the Various Calibre Tools?	13
IC Design and Layout Verification Flow	14
Basic Calibre Process Flow	15
Specifying Calibre Instructions	16
SVRF Does It All (Almost)	17
“Golden”, “Control”, and “User” SVRF Files	18
Important SVRF Facts	19
Calibre Interactive Flow — Overview	20
Calibre Interactive Flow — SVRF Output	21
Calibre Interactive Flow — Command Line Output	22
The Calibre Task Book	23
Calibre Interactive Overview	24
Task: Include Another SVRF File	25
Conditional SVRF Execution	26
Task: Use Conditional Execution	27
Task: Invoke Calibre nmDRC	28
How to Find Help	29
Task: Access Online Documentation	30
Using Calibre With Other Design Tools	31
Lab Exercise	32

Module 2

Calibre nmDRC Basics	33
Objectives	33
Calibre nmDRC Layout Verification Process Flow	34
Edge-Based Dimensional Checking	35
Dimensional Check Metrics	36
Executing a Calibre nmDRC Job	37
Task: Specify Rule File	38
Task: Specify Input Information	39
Task: Specify Output Information	40
Task: Specify nmDRC Options	41
Task: Execute nmDRC Job	42
Reviewing nmDRC Job Output	43
Task: Review the Transcript	44
Task: Review the DRC Summary Report	45
DRC Summary Report Components	46
Task: Invoke RVE to View DRC Results	47

DRC RVE Overview	48
Common DRC RVE Tasks	49
Task: Modify RVE Cell/Check Tree Display	50
Task: Cross-Probe Results to Layout Viewer	51
Displaying Errors in a Hierarchical Design	53
Task: Report Errors in Cell Space	54
What If the Error Is Still Reported at the Top Level?	55
Task: Set DRC Result Display Format	56
Task: Set DRC Result Status	57
Task: Comment Waived Results	58
Task: View Waived Result Comments	59
Lab Exercise	61
Module 3	
nmDRC Job Customization	63
Objectives	63
SVERF-Based Customization	64
Task: Grouping Rule Checks	65
Task: Execute Selected Rule Checks	66
Task: Disable Selected Rule Checks	67
Task: Limit Result Count	68
Task: Check Selected Area	69
Task: Specify Layout Window Clipping	70
Layout Window Halos	71
Task: Exclude Selected Area	73
Task: Exclude Specified Cell(s)	74
Enhancing nmDRC Job Performance	75
Task: Use Calibre MT to Enhance Performance	76
Task: Use MTflex to Enhance Performance	77
Calibre RVE DRC Customization	78
Task: Display Results in Priority Order	79
Task: Control the Layout Window	80
Task: Customize Result Highlighting	81
Task: Define Layer Highlighting for Rule Checks	83
Task: Clear Highlights on RVE Exit	85
Lab Exercise	86
Module 4	
Calibre nmDRC Additional Topics	87
Objectives	87
Selecting Rule Checks by Layer	88
Task: Select Rule Checks by Layer	89
Task: UnSelect Rule Checks by Layer	90
Working With Fixed and Waived Results in RVE	91
Task: Fix/Waive Result Groups	92
Task: Fix/Waive Results by Area	93
Task: Clear Fixed/Waived Highlights	94
Importing Waived Results Files	95

Table of Contents

Using Advanced RVE Options	96
Viewing Dynamic Results in RVE	97
RVE Results Tables	98
Creating RVE Histograms	100
Using DFM Property	102
Layout-Versus-Layout	103
create_compare_rules Utility	104
Using the Layout Diff Tool in DESIGNrev	105
Using dbdiff to Compare Designs	107
dbdiff Example	109
Lab Exercise	111
Module 5	
Calibre Incremental DRC	113
Objectives	113
Why Use Calibre Incremental DRC?	114
Calibre Incremental DRC Overview	115
Incremental DRC Validation Runs	116
Calibre Incremental DRC Complete Flow	118
Validation Run Starting With a Complete Flow	119
Previous Results Flow	124
Validation Run Starting With a Previous Results Flow	126
Design Delta Flow	127
Validation Run Starting With a Design Delta Flow	128
Managing Incremental Flow Data	129
Incremental Flow Transcripts	130
Example — Working With Previous Results	131
Typical Incremental DRC Scenarios	135
Lab Exercise	137
Module 6	
Calibre nmLVS Basics	139
Objectives	139
What Is Layout versus Schematic?	140
Layout Verification Process Flow for nmLVS	141
Calibre nmLVS Data File Formats	142
Executing a Calibre nmLVS Job	143
Task: Specify Rule File	144
Task: Specify Layout Information	145
Task: Specify Source Information	146
Task: Specify Output Information	147
Task: Specify Extracted Netlist	148
Task: Specify nmLVS Options	149
Task: Execute nmLVS Job	150
Reviewing nmLVS Job Output	151
Task: Review the Extraction Report	152
Task: Review the Transcript	153
Task: Review the LVS Report	154

LVS Report Components	155
Task: Invoke RVE to View nmLVS Results	157
The LVS RVE Window	158
Common LVS RVE Tasks	159
Task: Modify RVE Result Viewing Area Content	160
Task: Cross-Probe Results	161
Task: Customize Result Highlighting	164
Task: Query Source and Layout Information	165
Task: Customize LVS Highlighting	166
Working With Cells	167
Cell Correspondence	168
Task: Specify Automatch	169
Specifying Hcell Names	170
Task: Specify Hcell File	172
Example Hcell Correspondence File	173
Using Boxed Cells	174
How to Use LVS BOX	175
Lab Exercise	176
Module 7	
Texting and Connectivity	177
Objectives	177
Connectivity Extraction Overview	178
Working With Text	179
What Are Initial Correspondence Points?	180
Example of Initial Correspondence Points Report	181
Task: Specify Which Layers Are Valid Text Layers	182
Task: Recognize Hierarchical Text	183
Hierarchical Text Example	184
Using LAYOUT TEXT Placements	185
Using TEXT Placements	186
How to Attach Text Labels to Target Objects	187
Example of Explicit Text Attachment	188
Example of Implicit Text Attachment	189
Example of Free Text Attachment	190
Impact of Text Attachment Methods	191
What Syntax Rules Apply to Text Names?	192
What About Case Sensitivity?	193
Preserving Case Sensitivity	194
Making Comparisons Case Sensitive	195
Dealing With Unmatched Text Names	196
Example: Report of Unmatched Text Names	197
Dealing With Incorrectly-Placed Text in the Layout	198
Dealing With Unrecognized Layout Text	199
How to Identify Power/Ground Texting Problems	200
Connecting Geometries	201
How Does Calibre Establish Connectivity?	202
CONNECT Statement — Hard Connections	203

Table of Contents

What Are Soft Connections?	204
Soft Connection Example	205
What Is the SCONNECT Operator?	206
SCONNECT Example	207
Using LVS SOFTCHK	208
Task: Use LVS REPORT OPTION S	209
Virtual Connectivity	210
Task: Specify VIRTUAL CONNECT NAME	211
Example: Connect All “ADDR...” Nets	212
Task: Specify VIRTUAL CONNECT COLON	213
Example: Connect Nets Named “DATA:...”	214
Example: Connect Nets Named “VDD:...” to “VDD”	215
Lab Exercise	216
Module 8	
Troubleshooting Shorts and Opens.....	217
Objectives	217
Shorts and Opens	218
What Causes Shorts and Opens?	219
Identifying Opens Using the LVS Report	220
Tracking Opens Using RVE	222
Tracking Opens Using RVE — Display Nets in Layout	223
Tracking Opens Summary	224
Identifying Shorts Using the LVS Report	225
Tracking Shorts Using RVE	227
Tracking Shorts — Isolating the Problem in the Layout	231
Tracking Shorts Summary	232
What Happens If There Are Both Shorts and Opens?	233
Combined Short/Open LVS Report	234
What Is Special About Power and Ground Nets?	235
Resolving Power and Ground Net Discrepancies	236
Task: Invoke LVS ABORT ON SUPPLY ERROR	237
Identifying Power/Ground Texting Problems	238
Example — Simple VDD/VSS Short	239
What Is LVS ISOLATE SHORTS?	241
Task: Invoke LVS ISOLATE SHORTS	242
Accessing Short Isolation Results	243
Isolate Shorts Using RVE	244
Isolating the Short in the Layout—Net Segments Highlighted	246
Troubleshooting Supply Problems Summary	247
Lab Exercise	248
Module 9	
Troubleshooting Device Problems.....	249
Objectives	249
Fundamental Ideas of Device Recognition	250
Review of the DEVICE Statement	251
Example DEVICE Statement	252

Guidelines for Device Extraction	253
CMOS Device Example	254
Using Derived Layers for Device Recognition	255
Using Recognized Devices in LVS Comparison	256
Malformed Device Example	257
Built-In Device Definitions	259
Device Pin Swapping	260
How to Handle Unused Devices	261
Task: Specify Unused Devices	262
Property Tracing Overview	263
TRACE PROPERTY Statement	264
Viewing TRACE PROPERTY Errors	265
Device Property Multipliers	266
Logic Gate Pin Swapping	267
Task: Enable Logic Gate Recognition	268
Examples of Recognizable Simple CMOS Gates	269
Identifying a Pin Swap Discrepancy With RVE	270
Lab Exercise	273
Module 10	
Calibre nmLVS Additional Topics	275
Objectives	275
Viewing Netlists and Schematics	276
Schematic Viewing Controls	278
Using Additional LVS ISOLATE SHORTS Features	280
Omitting Contact Shapes From Shorting Path Displays	281
Task: Use LVS ISOLATE SHORTS NO CONTACTS Feature	282
Displaying Shorting Path Elements By Cell	283
Task: Use LVS ISOLATE SHORTS BY CELL Feature	284
LVS ISOLATE SHORTS BY CELL Example	285
Displaying Shorting Path Elements By Layer	287
Task: Use LVS ISOLATE SHORTS BY LAYER Feature	288
Enabling Fix Suggestions	289
A Fix Example	290
Device Reduction	292
Task: Reduce Series MOS Devices	293
Reduction Priority	294
Task: Specify Device Reduction Priority	295
Automatic Spice Netlist Extraction	296
Logic Injection	297
Logic Injection and Logic Gate Recognition	299
Device Signatures	301
Enhancing nmLVS Job Performance	303
Task: Use Calibre MT to Enhance Performance	304
Task: Use MTFlex to Enhance Performance	305
Lab Exercise	306

Table of Contents

Module 11

Antennas, ERC, and Geometric Output	307
Objectives	307
What Is an Antenna?	308
Antenna Rule Basics	309
How to Find Net Area Ratio	310
Antenna Rule Example	311
Additional Antenna Considerations	313
Electrical Rule Checks — ERC	315
Calibre ERC Rules	316
Task: Specify ERC Output Information	317
Task: Enable Selected ERC Checks	318
Task: Disable Selected ERC Checks	319
Task: Limit ERC Result Count	320
Task: Execute ERC Job	321
Task: View ERC Results	322
Generating Geometric Output From Calibre	323
Examples: Generating GDSII Output From Calibre	324
Lab Exercise	325

Module 12

Calibre Interactive Additional Features	327
Objectives	327
Getting the Most From Calibre Interactive	328
Layer Derivation Trees	329
Task: Display the Layer Derivation Tree	330
Task: View NMOS Seed Layer Derivation	332
SVERF Command Entry	333
Using Transcript Error Links	334
Customizing the Control File Name	335
Working With Layout Files	336
Runset Files	337
Batch Execution	338
Using Runsets With Layout Viewers	339
Preserving Cells With Error Waivers	341
Hcell Analysis for LVS	342
Task: Analyze Hcells	343
Using Pre- and Post-Execution Triggers	345
Trigger Example	346
Lab Exercise	347

Appendix A

Calibre Query Server	349
Objectives	349
Aid for Hcell File Creation: Query Server	350
Task: Generate Hcell File Listing All Cells	351
Task: Selective Hcell List Creation	352
Automatically Create Hcell File Meeting a Threshold	355

Other Uses for the Query Server	357
Appendix B	
Query Server Transcripts	359
Objectives	359
Transcripts	360
Creating Basic Hcell File Using the Query Server	361
Creating Basic Hcell File.....	362
Selective Hcell Creation Using the Query Server	365
Selective Hcell Creation	366
{Skipped Hierarchy Tree Information}	373
{Skipped Hierarchy Tree Information}	374
Automatically Create Hcell File Meeting a Defined Threshold Using the Query Server ...	375
{Starts where previous query ended}	376
Automatically Create Hcell	377