



# Calibre® xRC™ Parasitic Extraction Student Workbook

---

© 2006-2010 Mentor Graphics Corporation  
All rights reserved.

This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the proprietary information.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

#### **RESTRICTED RIGHTS LEGEND 03/97**

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

**Contractor/manufacturer is:**

Mentor Graphics Corporation

8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.

Telephone: 503.685.7000

Toll-Free Telephone: 800.592.2210

Website: [www.mentor.com](http://www.mentor.com)

SupportNet: [supportnet.mentor.com/](http://supportnet.mentor.com/)

Send Feedback on Documentation: [supportnet.mentor.com/doc\\_feedback\\_form](http://supportnet.mentor.com/doc_feedback_form)

**TRADEMARKS:** The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: [www.mentor.com/trademarks](http://www.mentor.com/trademarks).

**End-User License Agreement:** You can print a copy of the End-User License Agreement from: [www.mentor.com/eula](http://www.mentor.com/eula).

# Table of Contents

---

<b>Module 1</b>	
<b>Extraction Basics</b> .....	<b>11</b>
Objectives .....	11
About Terminology .....	12
More Terminology .....	13
About Command Syntax .....	14
Design Challenges Due to Nanometer Effects .....	15
The Goal of Extraction .....	16
How Extraction Helps .....	17
Typical Extraction Scenarios .....	18
Exploring Factors That Impact Extraction .....	19
Who Needs Extraction? .....	20
Parasitic Extraction in Your Design Flow .....	21
Overview of the Parasitic Extraction Process .....	22
Prerequisites for Extraction .....	23
Inputs to the Extraction Process .....	24
What Is Extracted? .....	25
Types of Parasitic Networks .....	26
Resistance, Capacitance, and Coupled Cap (-rcc) .....	27
Resistance Plus Capacitance (-rc) or (-rcc -g) .....	28
Coupling Plus Intrinsic (-c) .....	29
Coupling Added to Ground (-c -g) .....	30
Distributed Resistance (-r) .....	31
Ideal Netlist (-simple) .....	32
Summary of Parasitic Networks .....	33
Outputs From Extraction .....	34
Additional Resources for Module 1 .....	35
Lab 1 .....	36
<b>Module 2</b>	
<b>Calibre xRC Basics</b> .....	<b>37</b>
Objectives .....	37
Invoking Calibre xRC .....	38
PEX Graphical User Interface .....	39
PEX Options .....	40
PEX Inputs .....	41
PEX Outputs .....	42
Invoking Calibre xRC From the PEX GUI .....	43
Working With Runsets .....	45
Extraction With Calibre xRC .....	46
Running Individual Stages Through the PEX GUI .....	47
Dependencies Between Extraction Stages .....	48

Stage 1 – Building the Database of Intentional Devices . . . . .	49
Stage 1 – How to Build the Database of Intentional Devices . . . . .	50
Stage 1 – About the PHDB . . . . .	51
Stage 1 – Generating the PHDB Using Calibre LVS-H . . . . .	52
Stage 1 – Generating the PHDB Using Calibre xRC . . . . .	53
Stage 1 – Command Syntax for Calibre LVS-H . . . . .	54
Stage 1 – Command Syntax for Calibre xRC . . . . .	55
Stage 2 – Extracting Parasitics . . . . .	56
Stage 2 – About the PDB . . . . .	57
Stage 2 – Invoking Calibre to Extract Parasitic Devices . . . . .	58
Stage 3 – Generating an Extracted Netlist . . . . .	59
Stage 3 – Files and Databases Created . . . . .	60
Stage 3 – Invoking Calibre to Generate the Parasitic Netlist . . . . .	62
Extracting Multiple Parasitic Netlists From One PDB . . . . .	63
Summary of Extraction Stages . . . . .	64
Overview of Command Line Invocation . . . . .	65
Controlling Calibre Extraction . . . . .	66
SVERF Rule Files Used for Extraction . . . . .	67
Relating GUI to Command Line . . . . .	68
Getting Help . . . . .	69
Review of the PEX GUI . . . . .	70
Additional Resources for Module 2 . . . . .	71
Lab 2 . . . . .	72
<b>Module 3</b>	
<b>Running Calibre xRC . . . . .</b>	<b>73</b>
Objectives . . . . .	73
Basic Extraction Work Flow Scenarios . . . . .	74
Factors That Impact Run Time . . . . .	75
Setting Up Calibre xRC for Best Performance . . . . .	76
Invoking Calibre Interactive From a Layout Viewer . . . . .	77
Using 64-Bit Mode to Enhance Performance . . . . .	78
Using Calibre MT to Enhance Performance . . . . .	79
Reviewing Transcripts and Reports . . . . .	80
Watching the Run Progress . . . . .	81
Recognizing a “Successful” Run . . . . .	82
Generating Extraction Reports . . . . .	83
Parasitics Report . . . . .	84
Generating a Parasitics Report . . . . .	85
Net Summary Report . . . . .	86
Generating a Net Summary Report . . . . .	87
Coupling Capacitance Report . . . . .	88
Generating a Coupling Capacitance Report . . . . .	89
Point2Point Resistance Report . . . . .	90
Sample Point2Point Input File . . . . .	91
Generating a Point2Point Resistance Report . . . . .	93
Inspecting Parasitics . . . . .	94
Setting Up for After-Run Review . . . . .	95

## Table of Contents

---

Reviewing the Extracted Netlist .....	96
Understanding Hierarchical Netlists .....	97
Setting Up for Probing Extraction Results .....	98
Viewing Nets After Extraction .....	99
Highlighting Extracted Nets .....	100
Cross-Probing Hierarchical Parasitic Results .....	101
Additional Resources for Module 3 .....	102
Lab 3 .....	103
<b>Module 4</b>	
<b>Leveraging Design Hierarchy .....</b>	<b>105</b>
Objectives .....	105
What Aspects of Extracted Data Do You Care About? .....	106
Trade-Offs .....	107
GUI Controls for Hierarchy .....	108
Flat Extraction .....	109
Flat (Transistor-Level) Extraction Illustrated .....	110
Performing a Flat (Transistor Level) Extraction .....	112
Ways to Leverage Design Hierarchy .....	113
About Hierarchical Extractions .....	114
Prerequisites for Hierarchical Extraction .....	115
Gate-Level Extraction .....	116
Gate-Level Extraction Illustrated .....	117
Performing a Gate-Level Extraction .....	119
Full Hierarchical Extraction .....	120
Full Hierarchical Extraction Illustrated .....	121
Accuracy Loss Due to Full Hierarchical Extraction .....	123
Performing a Full Hierarchical Extraction .....	124
About Hcell and Xcell Files .....	125
Formats for Hcell and Xcell Files .....	126
Wildcards in an Xcell File .....	127
More About Xcells .....	128
Flags Used With Xcell Files .....	129
Defining Xcells in a Rule File .....	130
Hybrid Extraction .....	131
Performing a Hybrid Extraction .....	133
Comparison of Extraction Types .....	134
Additional Resources for Module 4 .....	135
Lab 4 .....	136
<b>Module 5</b>	
<b>Generating Extracted Netlists .....</b>	<b>137</b>
Objectives .....	137
Review of Extraction With Calibre xRC .....	138
Controlling Which Netlists Are Extracted .....	139
Controlling Which Nets Are Extracted .....	140
Combining PEX Extract Statements .....	142
About Net Names .....	144

Wildcards in Net Names .....	145
Net Name Scope .....	146
Finding Source-Based Net Names .....	147
Tips for Including or Excluding Nets .....	148
Controlling Which Netlists Are Extracted .....	149
How the Extracted Netlist Relates to the PDB .....	150
Generating Multiple Netlists From One PDB .....	151
Specifying Which Parasitics to Include .....	152
Grounding Coupling Capacitors .....	153
Mixing Net Models In A Single Netlist .....	155
Controlling Which Netlists Are Extracted .....	157
Netlist Creation Through SVRF .....	158
Specifying Netlist Format .....	159
Scaling Factors for Extracted Netlists .....	160
Controlling Which Netlists Are Extracted .....	161
Specifying Where Data Comes From .....	162
What Names Do You Want to See? .....	163
Which Hierarchy Do You Want To Use? .....	164
Which Intentional Device Parameters Do You Want? .....	165
Remember: Choices in Stage 1 Impact Netlist Options .....	167
Additional Resources for Module 5 .....	168
Lab 5 .....	169
<b>Module 6</b>	
<b>Reduction Techniques .....</b>	<b>171</b>
Objectives .....	171
Introduction to Reduction .....	172
Reduction Techniques .....	173
About Reduction Strategies .....	174
Reduction Controls in the GUI .....	175
Pre-Configured Reductions .....	176
Basic Reductions .....	177
R ONLY Reduction .....	178
Using PEX Reduce ROnly .....	179
Reducing Based on a Resistance Threshold .....	180
PEX REDUCE MINRES COMBINE 1 .....	181
Enabling MINRES Reduction .....	182
Delay-Based Reduction .....	183
Setting the TICER Frequency .....	184
Enabling TICER Reduction .....	186
Coupled Capacitance Reduction .....	187
PEX REDUCE CC ABSOLUTE 0.01 .....	188
PEX REDUCE CC RATIO 0.1 .....	189
Enabling CC Reduction .....	190
Reducing Based on a Capacitance Threshold .....	191
PEX REDUCE MINCAP COMBINE .....	192
PEX REDUCE MINCAP COMBINE 1 .....	193
PEX REDUCE MINCAP REMOVE .....	194

## Table of Contents

---

PEX REDUCE MINCAP REMOVE 1 .....	195
Enabling MINCAP Reduction .....	196
Reduction Guidelines .....	197
3 Factory Recommended Reduction Strategies .....	198
Order of Precedence for Reduction .....	199
Via Reduction .....	200
What Is Via Reduction? .....	201
Controlling Via Reduction .....	203
Reduction With Metal Fill .....	205
Reduction When Metal Fill Is Present .....	206
Treating Floating Nets as GROUNDED .....	207
Treating Floating Nets as REDUCED .....	208
Extracting ALL Floating Nets .....	209
Controlling Fill Reduction .....	210
Additional Resources for Module 6 .....	211
Lab 6 .....	212
<b>Module 7</b>	
<b>Extraction in Your Design Flow .....</b>	<b>213</b>
Objectives .....	213
Memory .....	214
Memory Designs .....	215
Xcell Selection for Memory Designs .....	216
Deciding Which Parasitics to Extract .....	217
Proper Treatment of Feedthrough Nets .....	218
Generate Data for IR Drop Analysis .....	219
Generating a Netlist for Backannotation .....	220
Backannotation Tip .....	221
Strategy for Memory Designs .....	222
Analog/RF and Mixed Signal .....	223
Analog/RF and Mixed-Signal Designs .....	224
Extraction and Simulation in the Cadence Environment .....	225
Cellmap Files .....	226
Producing a Calibre View .....	227
Calibre View Setup Dialog Box Settings .....	228
Run Flat Extraction .....	229
Accounting for Metal Fill .....	230
Compensating for Slotting .....	231
Compensating for In-Die Variation .....	232
Avoiding Double Counting of Device Parasitics .....	233
Reduce, Reduce, Reduce .....	234
Ensuring Proper Pin Assignments .....	235
About the PEX BA Mapfile .....	236
Strategy for Analog/RF Mixed-Signal Designs .....	237
Digital .....	238
Digital Designs .....	239
Extracting LEF/DEF Design Data .....	240
Default Extraction of LEF/DEF Designs .....	241

Extraction of Over-the-Cell Routing .....	242
Extraction of Obstructions .....	243
Resolving Layer Name Differences .....	244
Mixed Abstract / GDS Data .....	245
Extracting Metal Fill .....	246
POWER and GROUND in Digital Designs .....	247
Reduction for Digital Designs .....	248
Producing Netlists for Static Timing Analysis .....	249
Checking Multiple Process Corners .....	250
Strategy for Digital Designs .....	251
Additional Resources for Module 7 .....	252
Additional Resources for Cadence Integration .....	253
Lab 7 .....	254
<b>Module 8</b>	
<b>Working With PEX Rule Files .....</b>	<b>255</b>
Objectives .....	255
A Closer Look at PEX Rule Files .....	256
Typical PEX Rule File Use Model .....	257
Encrypted Rule Files .....	258
Building Upon Calibrated Rule File .....	259
Capacitance Order .....	260
Correcting Layer Name Differences .....	262
Layers in LVS and PEX Rules .....	263
Mapping Layers in Encrypted PEX Rules .....	264
Clarifying Device/Interconnect Boundaries .....	267
Background: Parasitic Capacitance Effects .....	268
Intrinsic Capacitance .....	269
Coupling Capacitance .....	270
Avoiding Double Counting of Capacitance .....	271
Deciding Which Capacitance to Extract .....	272
Isolating Device From Interconnect .....	273
More About PEX Ignore Capacitance .....	274
Modeling In-Die Variation .....	275
What Is In-Die Variation? .....	276
Compensating for In-Die Variation .....	277
How Fill Impacts Extraction With In-Die Variation .....	278
Defining Target Density .....	279
Turning Off In-Die Variation Calculations .....	280
Physical Design Flows and In-Die Compensation .....	281
Setting Up for Noise Analysis .....	282
Noise Analysis and Multiple Substrate Regions .....	283
Multiple Substrate Regions .....	284
Defining Multiple Ground Layers .....	285
Using Multiple Ground Layers .....	286
Setting Up for IR Drop Analysis .....	287
Getting More Accurate Bulk Pin Voltage .....	288
Bulk Pins Example 1 .....	289

## Table of Contents

---

Bulk Pins Example 2 .....	290
Defining Bulk Pin Layers .....	291
Setting System Switches .....	292
System Level Settings in Encrypted Rules .....	293
Profiles .....	294
Activating/Deactivating Profiles .....	295
Additional Rule File Switches .....	296
Additional Resources for Module 8 .....	297
Lab 8 .....	298
<b>Appendix A</b>	
<b>Netlists .....</b>	<b>299</b>
Objectives .....	299
Generated Netlist Files (HSPICE, ELDO, SPECTRE) .....	300
Generated Netlist Files .....	302
Where to Find Parasitic Devices .....	304
Control Netlist Contents Through the Netlist Statements .....	305
Questions to Ask About Simulator Requirements .....	306
Case Sensitivity and Netlists .....	307
Controlling Net Names .....	308
Controlling the Basic Separator .....	309
Replacing Characters in Net Names .....	310
Defining the Delimiter for Smashed Devices .....	311
Defining the Delimiter for Replicated Devices .....	312
Additional Resources for Appendix A .....	313
<b>Appendix B</b>	
<b>Advanced Xcell Treatments .....</b>	<b>315</b>
Objectives .....	315
Ideal Extraction .....	316
Performing Ideal Extraction .....	319
About In-Context Extraction .....	320
Hierarchical In-Context Extraction .....	321
Performing a Full In-Context Extraction .....	324
Cell In-Context Extraction .....	325
Performing a Cell In-Context Extraction .....	328
In-Context Extraction Summary .....	329
Generating the PDB Incrementally .....	330
Running an Incremental Extraction .....	331
Additional Resources for Appendix B .....	332