



HyperLynx[®] Signal Integrity Analysis

Student Workbook

© 1990-2012 Mentor Graphics Corporation
All rights reserved.

This document contains information that is trade secret and proprietary to Mentor Graphics Corporation or its licensors and is subject to license terms. No part of this document may be photocopied, reproduced, translated, distributed, disclosed or provided to third parties without the prior written consent of Mentor Graphics..

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

RESTRICTED RIGHTS LEGEND 03/97

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

Contractor/manufacturer is:

Mentor Graphics Corporation

8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.

Telephone: 503.685.7000

Toll-Free Telephone: 800.592.2210

Website: www.mentor.com

SupportNet: supportnet.mentor.com/

Send Feedback on Documentation: supportnet.mentor.com/doc_feedback_form

TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: www.mentor.com/trademarks.

End-User License Agreement: You can print a copy of the End-User License Agreement from: www.mentor.com/eula.

Table of Contents

Module 1

Introduction	11
Objectives	11
List of Modules	12
What Is HyperLynx SI?	13
HyperLynx in High-Speed Design Flow	14
HyperLynx Toolbar	16
HyperLynx Help Menu	17
Help on Using HyperLynx	18
HyperLynx User Guides	19
SupportNet	20
Licensed Options	21
Additional Resources	22
Other Resources	23
Recommended Reading	24

Module 2

LineSim User Interface	25
Objectives	25
What Is LineSim?	26
LineSim Free-Form Schematic GUI	27
LineSim Display Settings	28
Schematic Creation Procedure	29
Opening and Creating Free-Form Schematics	30
LineSim Main Toolbar	31
Adding Symbols in Free-Form Schematic	32
Two Ways to Add Wires in Free-Form Schematic	33
Rearranging Symbol Placement	34
Assigning Models Procedure	36
Setting Model Library Search Path	37
Opening the Assign Models Dialog Box	39
Selecting a Model	40
Finding a Model	42
Assigning Passive Component Values	43
Transmission Line — Uncoupled	44
Coupled Transmission Line Setup Procedure	45
What Are Coupling Regions?	46
Setting Transmission Lines to Coupled	47
Editing Coupling Region	49
Coupled Transmission Line Field Solver	50
Coupling Dots	51
Auto-Coupling	52

Adding to a Coupling Region	53
Removing From a Coupling Region	55
Setting Up Default Stackup	56
Stackup Editor — Basic Tab	57
Stackup Editor — Dielectric Tab	58
Stackup Editor — Metal Tab	59
Stackup Editor — Z0 Planning	60
Stackup Editor — Custom Tab	61
Exporting/Importing Stackup	62
Exporting/Importing Stackup – Layer Mapping	64
Stackup Verification	65
Oscilloscope	66
Oscilloscope User Interface	67
Per-Net/Pin Stimulus	68
Spectrum Analyzer	70
Spectrum Analyzer User Interface	71
Lab 1	72
Module 3	
Theory, Simulation, and Measurements.....	73
Objectives	73
High-Speed Digital Design Considerations	74
The Domain of SI Analysis	75
Properties of a Lossless Transmission Line	76
Propagation of Signal in Transmission Lines	77
Lossless Transmission Line Model	78
Critical Length for a Transmission Line	79
Critical Length Example	80
Transmission Line Effects	81
Reflections	82
Reflections Illustrated — Mismatched	83
Reflections Illustrated — Matched	86
Overshoot Measurements	87
Overshoot Automatic Measurements	88
Where Are We? — Crosstalk	89
Crosstalk	90
Crosstalk Due to Electric Field	91
Crosstalk Due to Magnetic Field	92
Crosstalk Factors	93
Crosstalk Simulation Setup	94
Crosstalk Measurements	95
Where Are We? — Timing	96
Extracting Timing Parameters	97
Common-Clock Bus Operation	98
Databook Timing Specifications	99
Actual System Load and Flight Time	100
Uncompensated Flight Time Measurements	101
Compensated Flight Time	102

Table of Contents

Negative Flight Time	104
Flight Time Measurements in LineSim	105
Where Are We? — EMI	106
Definition of EMI and EMC	107
Differential-Mode Radiation	108
Common-Mode Radiation	109
EMC Analysis — Antenna Probe	110
EMC Analysis — Current Probe	111
EMC Simulation Accuracy and Limitations	112
Lab 2	113
Module 4	
Pre-Layout Activities	115
Objectives	115
Design Methodology With LineSim	116
The 4 Ts of Signal Integrity	117
Technology	118
Importance of Rise/Fall Time	119
I/O Technology Standards	120
Investigating Technology in LineSim	121
Topology	122
Point to Point Topology	123
Multi-Drop Topology	124
T Topology	125
Star Topology	126
Investigating Topology in LineSim	127
Termination	128
Parallel DC Termination	129
Series Termination	130
AC Parallel Termination	131
Thevenin Parallel Termination	132
Investigating Termination in LineSim	133
T-Line Parameters	134
Factors Affecting Characteristic Impedance	135
Stackup	136
Investigating Trace Parameters in LineSim	137
Planning for Stackup in HyperLynx	139
Parametric Sweeps	140
Sweep Manager	141
Specifying Sweep Range	142
Adding to Sweep Parameters	143
Running Sweeps	144
Displaying Simulation Cases	145
Tuning Termination Settings	146
Copying/Pasting Sweep Ranges	147
Synchronizing Sweep Values	148
Cross Probing	149
Exploring Solution Space	150

Solution Space Exploration Example	151
Comparing Solutions and Trade-Offs	153
Electrical versus Physical Constraints	154
Layout Constraints Overview	155
Items to Document	156
Passing Constraints Using Templates	157
Exporting Constraint Templates from LineSim	158
Editing Constraint Templates	159
Constraint Template in CES	160
Lab 3	161
Module 5	
Modeling in HyperLynx	163
Objectives	163
Modeling ICs	164
Creating MOD Models	165
IBIS Electrical Model — Driver	166
IBIS Driver Model File	167
IBIS Electrical Model — Receiver	170
IBIS Receiver Model File	171
Testing Models	173
Visual IBIS Editor	174
SPICE Models	176
SPICE Model Format	177
Modeling Connectors in LineSim	178
Modeling Connectors in BoardSim	179
Modeling Ferrite Beads	180
Modeling Network Packs	181
Modeling Vias in Free-Form Schematic	182
Default Padstack	183
Creating Padstacks	184
Assign Padstack to Via	186
Enabling Via Modeling in BoardSim	187
Via Modeling Methods in BoardSim	188
Modeling Series Bus Switches	190
Lab 4	191
Module 6	
BoardSim User Interface	193
Objectives	193
BoardSim versus LineSim — Similarities	194
BoardSim versus LineSim — Differences	195
BoardSim Associated Files	196
Process Notes for Auto .REF Generation	198
Opening a BoardSim File	199
Saving a BoardSim File	200
BoardSim GUI	201
BoardSim Display Settings	202

Table of Contents

BoardSim Main Toolbar	203
Selecting Nets	204
Highlighting Nets.....	205
View Commands	206
Viewing Pin and Segment Properties	207
Viewing Via Properties	208
Via Visualizer	209
Viewing Layers	210
Finding Components	211
Auto-Assigning Models.....	212
Editing .REF File Using the GUI.....	213
Editing .QPL File Using the GUI	214
Model and Value Assignment Precedence	215
Interactively Assigning Models.....	216
Stackup Editor in BoardSim	217
Exporting/Importing Stackup	218
Exporting/Importing Stackup – Layer Mapping	220
Stackup Verification	221
Viewing Per-Layer Metal Usage	222
Setting the Metal Usage.....	223
Per-Net/Pin Stimulus	224
Design Change Summary	226
Lab 5	227

Module 7

Post-Layout Activities Using BoardSim	229
Objectives	229
BoardSim Design Iteration Process.....	230
Ways to Translate PCB to BoardSim File	231
Running the Translator from BoardSim	232
Translating PCB Files to HyperLynx	233
Where Are We? — Simulate	234
Simulation Methods in BoardSim	235
Interactive SI Simulation Procedure	236
Setting Up Crosstalk for Interactive Simulation	237
Sweep Analysis in BoardSim	241
Sweep Manager	242
Specifying Sweep Range	243
Adding to Sweep Parameters.....	244
Running Sweeps	245
Displaying Simulation Cases.....	246
Sweep Analysis in BoardSim and Crosstalk	247
Sweeping Unrouted Trace Segments in BoardSim	248
Quick Analysis Setup.....	249
Quick Analysis Results	258
Detailed Analysis Setup — SI and Crosstalk	260
Overshoot and Ringback Rules	263
Detailed Analysis Setup — EMC	267

Detailed Analysis Results	268
Detailed Analysis Error Flags	271
Batch Simulation Considerations.....	272
Simulation Usage in the Design Iteration	273
Lab 6A	274
Where Are We? — Evaluate	275
Evaluation Process.....	276
Unrouting Nets.....	277
Manhattan Length Routing	278
Changing Widths	279
Adding Quick Terminators	280
Terminator Wizard.....	281
Exporting a Net to LineSim.....	282
Where Are We? — Document and Back-Annotate.....	283
Documentation and Back Annotation	284
Where Are We? — Implement PCB Changes.....	285
Implementing Changes	286
The Final Check.....	287
Lab 6B	288
Module 8	
Differential Pairs and MOSFETs	289
Objectives	289
Differential Signaling	290
Differential Pair Design Rules.....	291
Differential Impedance and Termination.....	292
Setting Up Differential Pairs in BoardSim	293
Specifying Differential Pins in IBIS Model	295
Creating Differential Pairs in LineSim	296
Differential Signals in BoardSim.....	297
Viewing Differential Impedance	298
Simulating Differential Pairs	299
Modeling Series Bus Switches	300
Series Bus Switch — Assigning IBIS Models in LineSim	301
Series Bus Switch — Editing Connectivity.....	302
Series Bus Switch — Assigning IBIS Models in BoardSim.....	303
Lab 7	304
Module 9	
MultiBoard Analysis.....	305
Objectives	305
MultiBoard Capabilities.....	306
Multi-Board Analysis in LineSim	307
Multiple Stackup in LineSim.....	308
MultiBoard Analysis	309
Creating a MultiBoard Project.....	310
MultiBoard Display	314
Editing MultiBoard Projects	315

Table of Contents

Multiple Instances	316
MultiBoard Net Selection	317
Model Assignments	318
Adding Terminators: Multiple Boards.....	319
Simulating a MultiBoard Net.....	320
Advanced Connector for MultiBoard	321
Assigning Advanced Connector Models	322
Editing Advanced Connector Models	323
Simulating Advanced Models	324
Lab 8	325

