



I/O Designer™

Student Workbook

© 1995-2011 Mentor Graphics Corporation
All rights reserved.

This document contains information that is trade secret and proprietary to Mentor Graphics Corporation or its licensors and is subject to license terms. No part of this document may be photocopied, reproduced, translated, distributed, disclosed or provided to third parties without the prior written consent of Mentor Graphics.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

RESTRICTED RIGHTS LEGEND 03/97

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

Contractor/manufacturer is:

Mentor Graphics Corporation

8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.

Telephone: 503.685.7000

Toll-Free Telephone: 800.592.2210

Website: www.mentor.com

SupportNet: supportnet.mentor.com/

Send Feedback on Documentation: supportnet.mentor.com/doc_feedback_form

TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: www.mentor.com/trademarks.

End-User License Agreement: You can print a copy of the End-User License Agreement from: www.mentor.com/eula.

Table of Contents

Module 1	
Introduction	9
Objectives	9
Course Overview	10
Composition of an FPGA	11
Discussion: Who Does the FPGA I/O Design?	12
Problems Faced by FPGA and PCB Designers	13
What Is I/O Designer?	14
I/O Designer	15
I/O Designer in the Flow	16
The Generic Process	17
Schematic Update (Central Library Flow)	18
Schematic Export (IOD Library Flow)	19
Flexibility in Flows	20
Flow 1: Fix Physical Device and Lock FPGA/PCB Flow	21
Flow 2: Create an Early PCB Prototype Flow	22
Flow 3: Interactive FPGA and PCB Flow	23
End of Module 1	24
Module 2	
User Interface	25
Objectives	25
Invoking I/O Designer	26
The Startup Dialog Box	27
The Startup Dialog Box	28
Design Flow Dialog Box	29
Opening a Database	30
I/O Designer GUI	31
Mouse Functions	32
Toolbars	33
Main Toolbar	34
Zooming and Symbol Toolbars	35
View Toolbar and Windows	36
The Signals Window	37
The Pins List Window	38
Operating on Rows and Columns	39
The Symbols Window	41
The Device Window	42
Device Window With PCB Layout View	43
The Timings Window	44
The Console Window	45
Popup Menus	46

The Properties Dialog Boxes	47
Setting up Filters	48
Setting up Paths and Tools Preferences	49
Setting up GUI Startup Preferences	50
Setting up Appearance Preferences	51
Setting up Advanced Preferences	52
Lab Exercise	53
Module 3	
Creating a New Database	55
Objectives	55
What Is an I/O Designer Database?	56
Creating a Database	57
The FPGA Wizard	58
The FPGA Wizard — Vendor and Device Page	59
The FPGA Wizard — Signal Source Page	60
The FPGA Wizard — Place and Route Page	61
The FPGA Wizard — Synthesis Page	62
The FPGA Wizard — PCB Flow Page	63
The FPGA Wizard — Advanced Page	64
Database Properties Dialog Box	65
Database Properties Dialog Box — FPGA Flow Tab	66
Database Properties Dialog Box — I/O Signal List Tab	67
Database Properties Dialog Box — PCB Flow Tab	69
Creating a New Database From HDL Designer/FPGA Advantage	70
User Defined Signals	71
Saving the Database	72
Lab Exercise	73
Module 4	
Assigning I/O Pins	75
Objectives	75
Using Drag-and-Drop Method	76
Using the Signals List Window	77
Using the Pins List Window	78
Using the Device Window	79
Mark to Assign	80
Reassigning Pins	81
Assigning Bus Signals	83
Assigning Clock Pins	84
Local Clocks and Clock Regions	85
HDL and PCB Signal Names and Mapping	86
Assigning Differential Pairs	87
Strategies on Differential Pairs	88
PCB Manufacturing Optimizations	89
Automatic Reassignment to Unravel Nets and Buses	90
Lab Exercise	91

Table of Contents

Module 5

Creating and Exporting Symbols	93
Objectives	93
Symbols Definitions	94
Symbols Creation Overview	95
Symbol Creation Methods	96
Setting Up Symbol Preferences	97
Creating Symbol From Scratch	98
Adding Ports	99
Editing Symbol Graphics	100
Symbol Generator — Check Power Signals	102
Symbol Generator — Basic Settings	103
Symbol Generator — Symbol Settings	104
Symbol Generator — Summary	106
Symbol Generator — Divide Ports	107
Setting Up Generating Preferences	108
Three Methods to Export Symbols	109
Exporting to DxDDesigner	110
Making Changes to Symbols/Schematics	113
Lab Exercise	114

Module 6

Synchronization	115
Objectives	115
The FPGA Design Flow	116
The FPGA Advantage Tools	117
The PCB Design Flow	118
Keeping Consistent Between Flows	119
Possible Changes	120
I/O Designer FPGA-PCB Synchronization	121
I/O Changes: Export/Update Schematics	122
I/O Changes: Back Annotate Changes to DxDDesigner	123
I/O Changes Within I/O Designer	124
I/O Changes: Resynchronize Database With I/O Designer	125
Updating Signal Changes	126
Place and Route Constraints	127
Synthesis Constraints File	128
Importing I/O Assignments	129
Passing FPGA Changes to PCB Design	130
Control or I/O Designer Tracking	131
Lab Exercise	132

Module 7

Central Library Export	133
Objectives	133
Settings Required to Add Symbols to Central Library	134
Expedition Library Services ASCII Format	135
Directly to the Central Library	136

Write to Local PDB	137
Adding Generic Symbols to the Central Library	138
Placement of Central Library Symbols in Schematic	139
Lab Exercise	141
Module 8	
Schematic Update Process	143
Objectives	143
Schematic Packaging	144
Schematic Update	145
Design Iterations	146
Lab Exercise	147
Module 9	149
Objectives	149
Implicit Power	150
Swapping	151
Default Power Pin Assignment	152
Power and GND Signal Handling	153
Symbol Generator Creation	154
Symbol Generator Default Naming	155
Signals Window	156
Export of Symbols With Schematic Update Flow	157
Export of Symbols With Schematic Export Flow	158
Pin Names	159
Lab Exercise	160
Module 10	
Advanced Topics	161
Objectives	161
FPGA Component Library Considerations	162
Import Existing Symbols	163
DMS Corporate Library Integration	164
Generate Schematics: Hierarchical Reserved Sheets Mechanism	165
Power/Config Pin Handling: Default Generated Hierarchy	166
Explicit/Implicit Powerpins	167
Local Power Signals	168
Differential Signaling	169
Differential Pin Pair and I/O Standard	170
Find DIFF Pairs/Pins in I/O Designer	171
Define DIFF Signals	172
Setting Up Swap Groups	173
Timing Constraints and CES Support	174
Redesign of a FPGA Project	175
File: Import PCB Design Wizard	176
Checking for SSO Allowance	177
User Defined Signals	178
Functional Symbol	179

Table of Contents

Selecting I/O Standards	180
Signal Types / Pin Types	181
Filtering	182
Rule Engine	183
Lab Exercise	184
End of Module 9	185
Appendix A	
Multiple FPGA Designs	187
Objectives	187
Benefits of Multi-FPGA Feature	188
How Are Multi-FPGA Data Stored	189
Set Up Multi-FPGA Project	190
Set Up Multi-FPGA Project – Add FPGA	191
Switching Current FPGA	192
Multi-FPGA GUI Additional Commands	193
Multi-FPGA Restrictions	195
Layout Window	196
Add Layout Procedure	197
Layout Scenarios	198
Lab Exercise	199