



Expedition® PCB Advanced

Student Workbook

© 1997-2009 Mentor Graphics Corporation
All rights reserved.

This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the proprietary information.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

RESTRICTED RIGHTS LEGEND 03/97

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

Contractor/manufacturer is:

Mentor Graphics Corporation
8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.
Telephone: 503.685.7000
Toll-Free Telephone: 800.592.2210
Website: www.mentor.com
SupportNet: supportnet.mentor.com/

Send Feedback on Documentation: supportnet.mentor.com/user/feedback_form.cfm

TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: www.mentor.com/terms_conditions/trademarks.cfm.

End-User License Agreement: You can print a copy of the End-User License Agreement from: www.mentor.com/terms_conditions/enduser.cfm.

Table of Contents

Module 1	
Graphics and Board Outlines	11
Objectives	11
DXF In	12
Snap Commands	15
Snap Command Menu	17
Hover Snap	19
Composing Polygons	20
Graphics Copy to Make a Board Outline	27
Graphics Copy to Make a Route Border	28
Contours	29
Dimension Review	32
Dimensioning Mode	33
Dimensioning Configuration	34
Lab Preview	37
Module 2	
Placement	39
Objectives	39
Place From Schematic — DxDesigner	40
Place From Schematic — Design Capture	42
Place From Schematic	44
Place From CES	46
Key-In Placement Commands	47
Polar Array Placement	53
Copy Circuit	56
Circuit Move and Copy	58
Grouping and Aligning Parts	69
Swapping	70
Auto Swap by Cell Name	71
Auto Swap by Part Number	72
Lab Preview	73
Module 3	
IDF Interface	75
Objectives	75
The IDF Workflow	76
IDF Export	77
IDF Import	78
IDF Import Issues	79
Lab Preview	81

Module 4	
CES Physical Constraints	83
Objectives	83
Setup Parameters — Allowed Vias	84
Setup Parameters — Layer Stackup	85
Setup Parameters — Layer Stackup Options	87
CES	88
Invoking CES	89
Net Classes	90
Clearances	95
Schemes	98
Rule Areas	99
DRC for Net Class Proximity Values	100
Hazards — Online	101
Hazards — Batch	104
Lab Preview	105
Module 5	
Vias, Fanouts, and Pads	107
Objectives	107
Interactive Vias	108
Fanouts	109
Auto-Active Fanout	110
Automatic Fanout	111
Copy Trace — Fanouts	112
Fanouts in Cells	114
Editor Control — Vias and Fanouts	115
Editor Control — Dialogs	118
Multi Via Objects — MVO	119
Online Hazards — Open Fanout	125
Online Hazards — Pad Entry	126
Online Hazards — Multiple Via Pad Entry	127
Online Hazards — Via Usage	128
Padstack Processor — Pads	129
Padstack Processor — Inner-Layer Pad Removal	131
Padstack Processor — Padstacks	132
Lab Preview	134
Module 6	
Routing Issues	135
Objectives	135
Plow Modes	136
Plow Modes — Forced Plow	137
Plow Modes — Route Plow	138
Plow Modes — Angle Plow	139
Plow Modes — Dyna Plow	140
Gloss Modes	141
Multi-Plow	142

Table of Contents

Conductive Shapes	144
Move Circuit	145
Change Width	146
Toggle Curve	147
Modify Corners	148
Hug Trace	149
Auto Route Fences	151
Dynamic Area Fill	153
Negative Planes	154
Breakout Traces	155
Teardrops	157
Lab Preview	159
Module 7	
Signal Integrity CES Concepts	161
Objectives	161
Electrical Nets	162
Constraint Classes	166
Templates	170
Export	175
Import	176
Configuration	177
CES Databases	180
CES Help Features	181
CES Synchronizing a Constraint Database	182
Modifying Conflict Resolution	183
Lab Preview	184
Module 8	
Signal Integrity CES Topology	185
Objectives	185
Topology	186
Custom Routing Order	187
CES – Net Line Order	188
Expedition PCB — Netline Manipulation	192
Net Line Manipulation — Virtual Pins	193
Other Topology Types	194
Pin Types	197
Net Order — Behavior	199
Hazards	200
Lab Preview	201
Module 9	
Signal Integrity Differential Pairs	203
Objectives	203
Setting Differential Pairs	204
Differential Pairs in Spreadsheet	206
Differential Pairs — Spacing	207

Differential Pair Rules	208
CES Differential Pair Constraints	209
Differential Pairs — Layer Usage	213
Hazards	214
Differential Pairs — Behavior	215
Differential Pair Topologies	216
Calculating Differential Impedance	217
Lab Preview	221
Module 10	
Signal Integrity Length and Delays	223
Objectives	223
Minimum Length	224
Tuning Controls	225
Maximum Length	226
Maximum Length — Behavior	228
Hazards	229
Matched Length	230
Matched Length — Behavior	231
Matched Length — Hazards	232
Stub Length	233
Stub Length — Behavior	234
Maximum Vias	235
Maximum Vias — Behavior	236
Restricted Layers	237
Delay Formulas	238
Default Tolerances	240
Constants and Variables	241
Relational Delay Formulas	243
Delay Formulas — Behavior	244
Lab Preview	245
Module 11	
Signal Integrity Crosstalk	247
Objectives	247
Maximum Crosstalk	248
Victims and Aggressors	249
Level	250
Maximum Crosstalk — Calculations	251
Parallelism Rules	252
Assigning Rules	255
Parallelism Hazards	256
Crosstalk Hazards	257
Cumulative Crosstalk Example	258
Parallelism Hazards	259
Parallelism Hazards — Spacers	260
Lab Preview	261

Table of Contents

Appendix A

XtremePCB Concepts	263
Objectives	263
Xtreme Concepts	264
Xtreme Sever-Client	265
Starting an Xtreme Design Session (XDS)	266
Starting an Xtreme Design Client (XDC)	267
Editing in an XDC Session	268
Force Fields	270
Xtreme Protected Areas	271
Sandboxes	272
CES in XtremePCB	275
Interrupts	277
Saving and Closing	281
Xtreme Concepts Review	282
Lab Preview	283

Appendix B

Micro Vias	285
Objectives	285
Micro Vias	286
Blind and Buried Via Definitions	288
Micro Via Definitions	289
Micro Via Clearances	290
Micro Vias in Net Classes	292
Via in Pad Considerations	293
Interactive Micro Vias	294
Auto Routing Micro Vias	295
Auto Routing Example Setup	296
Micro Via Strategies	298
Via Span Display	299
Via Spans and NC Drill	300
Lab Preview	301

Appendix C

Using FabLink XE	303
Objectives	303
What Is FabLink XE?	304
Copper Balancing	305
Manufacturing Output Validation	308
Importing Gerber Data	312
Importing NC Drill Data	313
Detailed Views	314
PDF Drawings	316
Creating Neutral Files	319
Panel Editor	320
Panel Templates	321
Panel Creation	322

Parameter Setup	323
Placing the Design	324
Creating Panel Cells	326
Placing Panel Cells	327
Tooling and Shearing Holes	328
DRC	329
Manufacturing Output	330
Panel Status (Partial)	331
Lab Preview	332
Appendix D	
Report Writer	333
Objectives	333
Invoking the Report Writer	334
Report Writer Database	335
Creating a Database	336
File Commands	337
Invoke From Expedition PCB	338
Data Extraction From Report Writer	339
Tools	340
Configuring Tools	341
Running Tools	342
Expedition PCB Tools	343
Other Expedition PCB Tools	344
Defined Reports	345
Queries	346
Basic Interactive Query	347
Query Snap Shot Features	348
Query Snap Shot Features — Saving Queries	351
Queries — Joining Tables	352
Cross Tab Queries	355
Lab Preview	359
Appendix E	
Topology Planning and Routing	361
Objectives	361
The Problem and a Solution.	362
Concepts.	363
Bus Planning and Target Setup Process	364
Setup in CES	365
Enable in Editor Control Filter	366
Set Layer	367
Place Bus Paths	368
Controlling Bus Tuning	370
Bus Shielding.	371
Target Areas—Overview and Guidelines	372
Displaying Target Areas	373
Placing Target Areas	374

Table of Contents

Placing Target Areas	375
Bus Routing	376
Auto Router Bus Shielding	377
Lab Exercise	378
Appendix F	
TeamPCB.....	379
Objectives	379
What Is TeamPCB?	380
Terminology.....	381
Workflow	382
Reserved Areas	383
Initial Placement Preparation.....	384
Split the Design	385
Opening the Partition.....	387
Partition Placement	388
Partition Routing	389
Partition Graphics Editing	391
Peer to Peer Updates	392
Joining Partitions	393
Lab Preview	394