



HyperLynx[®] Signal Integrity Analysis

Student Workbook

© 1990-2009 Mentor Graphics Corporation
All rights reserved.

This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the proprietary information.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

RESTRICTED RIGHTS LEGEND 03/97

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

Contractor/manufacturer is:

Mentor Graphics Corporation
8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.
Telephone: 503.685.7000
Toll-Free Telephone: 800.592.2210
Website: www.mentor.com
SupportNet: supportnet.mentor.com/

Send Feedback on Documentation: supportnet.mentor.com/user/feedback_form.cfm

TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: www.mentor.com/terms_conditions/trademarks.cfm.

End-User License Agreement: You can print a copy of the End-User License Agreement from: www.mentor.com/terms_conditions/enduser.cfm.

Table of Contents

Module 1

Introduction	9
Objectives	9
List of Modules	10
What Is HyperLynx SI?	11
HyperLynx in High-Speed Design Flow	12
HyperLynx Toolbar	13
HyperLynx InfoHub	14
Help on Using HyperLynx	15
SupportNet	16
Licensed Options	17
Additional Resources	18
Other Resources	19
Recommended Reading	20

Module 2

LineSim User Interface	21
Objectives	21
What Is LineSim?	22
LineSim Free-Form Schematic GUI	23
LineSim Display Settings	24
Schematic Creation Procedure	25
Opening and Creating Schematics for SI	26
LineSim Main Toolbar	27
Adding Symbols in Free-Form Schematic	28
Two Ways to Add Wires in Free-Form Schematic	29
Rearranging Symbol Placement	30
Assigning Models Procedure	32
Setting Model Library Search Path	33
Opening the Assign Models Dialog Box	35
Selecting a Model	36
Finding a Model	38
Assigning Passive Component Values	39
Transmission Line — Uncoupled	40
Coupled Transmission Line Setup Procedure	41
What Are Coupling Regions?	42
Setting Transmission Lines to Coupled	43
Editing Coupling Region	45
Coupled Transmission Line Field Solver	46
Coupling Dots	47
Auto-Coupling	48
Adding to a Coupling Region	49

Removing From a Coupling Region	51
Setting Up Default Stackup	52
Stackup Editor — Basic Tab	53
Stackup Editor — Dielectric Tab	54
Stackup Editor — Metal Tab	55
Stackup Editor — Z0 Planning	56
Stackup Editor — Custom Tab	57
Exporting/Importing Stackup	58
Exporting/Importing Stackup – Layer Mapping	60
Stackup Verification	61
Oscilloscope	62
Oscilloscope User Interface	63
Per-Net/Pin Stimulus	64
Spectrum Analyzer	66
Spectrum Analyzer User Interface	67
Lab 1	68
Module 3	
Theory, Simulation, and Measurements.....	69
Objectives	69
High-Speed Digital Design Considerations	70
The Domain of SI Analysis	71
Properties of a Lossless Transmission Line	72
Propagation of Signal in Transmission Lines	73
Lossless Transmission Line Model	74
Critical Length for a Transmission Line	75
Critical Length Example	76
Transmission Line Effects	77
Reflections	78
Reflections Illustrated — Mismatched	79
Reflections Illustrated — Matched	82
Overshoot Measurements	83
Overshoot Automatic Measurements	84
Where Are We? — Crosstalk	85
Crosstalk	86
Crosstalk Due to Electric Field	87
Crosstalk Due to Magnetic Field	88
Crosstalk Factors	89
Crosstalk Simulation Setup	90
Crosstalk Measurements	91
Where Are We? — Timing	92
Extracting Timing Parameters	93
Common-Clock Bus Operation	94
Databook Timing Specifications	95
Actual System Load and Flight Time	96
Uncompensated Flight Time Measurements	97
Compensated Flight Time	98
Negative Flight Time	100

Table of Contents

Flight Time Measurements in LineSim	101
Where Are We? — EMI	102
Definition of EMI and EMC	103
Differential-Mode Radiation	104
Common-Mode Radiation	105
EMC Analysis — Antenna Probe	106
EMC Analysis — Current Probe	107
EMC Simulation Accuracy and Limitations	108
Lab 2	109

Module 4

Pre-Layout Activities	111
Objectives	111
Design Methodology With LineSim	112
The 4 Ts of Signal Integrity	113
Technology	114
Importance of Rise/Fall Time	115
I/O Technology Standards	116
Investigating Technology in LineSim	117
Topology	118
Point to Point Topology	119
Multi-Drop Topology	120
T Topology	121
Star Topology	122
Investigating Topology in LineSim	123
Termination	124
Parallel DC Termination	125
Series Termination	126
AC Parallel Termination	127
Thevenin Parallel Termination	128
Investigating Termination in LineSim	129
T-Line Parameters	130
Factors Affecting Characteristic Impedance	131
Stackup	132
Investigating Trace Parameters in LineSim	133
Planning for Stackup in HyperLynx	135
Parametric Sweeps	136
Sweep Manager	137
Specifying Sweep Range	138
Adding to Sweep Parameters	139
Running Sweeps	140
Displaying Simulation Cases	141
Tuning Termination Settings	142
Copying/Pasting Sweep Ranges	143
Synchronizing Sweep Values	144
Cross Probing	145
Exploring Solution Space	146
Solution Space Exploration Example	147

Comparing Solutions and Trade-Offs	149
Electrical versus Physical Constraints	150
Layout Constraints Overview	151
Items to Document	152
Passing Constraints Using Templates	153
Exporting Constraint Templates	154
Editing Constraint Templates	155
Constraint Template in CTE	156
Lab 3	157
Module 5	
Modeling in HyperLynx	159
Objectives	159
Modeling ICs	160
Creating MOD Models	161
IBIS Electrical Model — Driver	162
IBIS Driver Model File	163
IBIS Electrical Model — Receiver	166
IBIS Receiver Model File	167
Testing Models	169
Visual IBIS Editor	170
SPICE Models	172
SPICE Model Format	173
Modeling Connectors in LineSim	174
Modeling Connectors in BoardSim	175
Modeling Ferrite Beads	176
Modeling Network Packs	177
Modeling Vias in Free-Form Schematic	178
Default Padstack	179
Creating Padstacks	180
Assign Padstack to Via	181
Modeling Vias in BoardSim	182
Modeling Series Bus Switches	185
Lab 4	186
Module 6	
BoardSim User Interface	187
Objectives	187
BoardSim versus LineSim — Similarities	188
BoardSim versus LineSim — Differences	189
BoardSim Associated Files	190
Process Notes for Auto .REF Generation	191
Opening a BoardSim File	192
Saving a BoardSim File	193
BoardSim GUI	194
BoardSim Display Settings	195
BoardSim Main Toolbar	196
Selecting Nets	197

Table of Contents

Highlighting Nets	198
View Commands	199
Viewing Pin and Segment Properties	200
Viewing Via Properties	201
Viewing Layers	202
Auto-Assigning Models	203
Editing .REF File Using the GUI	204
Editing .QPL File Using the GUI	205
Model and Value Assignment Precedence	206
Interactively Assigning Models	207
Stackup Editor in BoardSim	208
Exporting/Importing Stackup	209
Exporting/Importing Stackup – Layer Mapping	211
Stackup Verification	212
Viewing Per-Layer Metal Usage	213
Setting the Metal Usage	214
Per-Net/Pin Stimulus	215
Design Change Summary	217
Lab 5	218
Module 7	
Post-Layout Activities Using BoardSim	219
Objectives	219
BoardSim Design Iteration Process	220
Ways to Translate PCB to BoardSim File	221
Running the Translator	222
Translating PCB Files to HyperLynx	223
Where Are We? — Simulate	224
Simulation Methods in BoardSim	225
Interactive SI Simulation Procedure	226
Setting Up Crosstalk for Interactive Simulation	227
Quick Analysis Setup	231
Quick Analysis Results	240
Detailed Analysis Setup — SI and Crosstalk	242
Detailed Analysis Setup — EMC	249
Detailed Analysis Results	250
Detailed Analysis Error Flags	253
Batch Simulation Considerations	254
Simulation Usage in the Design Iteration	255
Lab 6A	256
Where Are We? — Evaluate	257
Evaluation Process	258
Unrouting Nets	259
Manhattan Length Routing	260
Changing Widths	261
Adding Quick Terminators	262
Terminator Wizard	263
Exporting a Net to LineSim	264

Where Are We? — Document and Back-Annotate	265
Documentation and Back Annotation	266
Where Are We? — Implement PCB Changes	267
Implementing Changes	268
The Final Check	269
Lab 6B	270
Module 8	
Differential Pairs and MOSFETS	271
Objectives	271
Differential Signaling	272
Differential Pair Design Rules	273
Differential Impedance and Termination	274
Specifying Differential Pins in IBIS Model	275
Creating Differential Pairs in LineSim	276
Differential Signals in BoardSim	277
Viewing Differential Impedance	278
Simulating Differential Pairs	279
Modeling Series Bus Switches	280
Series Bus Switch — Assigning IBIS Models in LineSim	281
Series Bus Switch — Editing Connectivity	282
Series Bus Switch — Assigning IBIS Models in BoardSim	283
Lab 7	284
Module 9	
MultiBoard Analysis	285
Objectives	285
MultiBoard Capabilities	286
Multi-Board Analysis in LineSim	287
Multiple Stackup in LineSim	288
MultiBoard Analysis	289
Creating a MultiBoard Project	290
MultiBoard Display	294
Editing MultiBoard Projects	295
Multiple Instances	296
MultiBoard Net Selection	297
Model Assignments	298
Adding Terminators: Multiple Boards	299
Simulating a MultiBoard Net	300
Advanced Connector for MultiBoard	301
Assigning Advanced Connector Models	302
Editing Advanced Connector Models	303
Simulating Advanced Models	304
Lab 8	305