FormalPro
- Add Courses
- Confirm Schedule
- Enter Contact Information
There are currently no dates scheduled for this class. Request this class in your area!
Duration:2 Days
Pricing:1,000 GBP (1,480 EUR)
Course Part Number: 210869
Contact us for details about training at your site
Course Overview
FormalPro is the Mentor Graphics equivalence checking product for dramatically reducing the time required to verify ASICs and ICs. This class describes background and benefits of formal verification technology and how it applies to current ASIC design methodologies. It will teach you how to setup, compile and verify designs, and then debug and successfully correct design errors.
Detailed lab exercises help reinforce what is discussed during the lectures and provide you with extensive tool usage experience under the guidance of our industry expert instructors.
You will learn how to
- Use FormalPro in graphical, command line and batch modes
- Compile designs, specify black-box elements and set constraints
- Match two designs and set compare points
- Verify designs using FormalPro's multiple solve engines
- Debug differences in your design using FormalPro's debug tool
- Test design corrections using FormalPro's What-If Analysis tool
- Compile and verify libraries
Hands-On Labs
Throughout this course, extensive hands-on lab exercises provide you with practical experience using FormalPro. Hands-on lab topics include:
- Formal verification introduction
- Matching with FormalPro
- Complex matching
- Introduction to debug
- Advanced debugging
- Combining Libraries
- Verify a Xilinx FPGA design
Audience
- ASIC Design Engineers
- Verification Engineers
Prerequisites
- Familiarity with ASIC design methodology
- Familiarity with VHDL and/or Verilog hardware description languages
Key Topics
- Problems in verification today
- Solutions offered by formal verification
- Equivalence checking
- Mixed language and mixed level capability
- Tool stages
- Comparison points
- Matching (rule based, graph isomorphism, explicit)
- Powerful solvers
- GUI and batch mode
- Reports
- Syntax
- Matching
- Advanced User Rule Matching Controls
- Heirarchical verification
- Conditional equivalence
- Advanced constraints
- Black boxing
- Solving
- Debugging functional differences
- Report generation
- FormalPro's debug tool
- "What if" analysis
- Library formats supported
- Built-in primitives
- Modifying library cells
- Combining libraries
- Pre-compiling libraries